Delay-compensated fractional-N frequency synthesiz
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
专利名称：Delay-compensated fractional-N frequency
synthesizer
发明人：Craninckx, Jan Frans Lucien
申请号：EP02447268.0
申请日：20021223
公开号：EP1434352A1
公开日：
20040630
专利内容由知识产权出版社提供
专利附图：
摘要：The present invention is related to a Phase-Locked Loop with a main loop comprising a Phase Frequency Detector (1), a Main Charge Pump (2), a Main Loop Filter
(3), a Voltage Controlled Oscillator (4) and a Frequency Divider (5), coupled in series,a
calibration loop coupled to said Phase Frequency Detector (1) and comprising a Calibration Charge Pump (6) and a Calibration Loop Filter (8'),a Control Logic (9) arranged to control said Frequency Divider (5) and to receive a control input signal, anda Reference Frequency Signal (10) applied to said Phase Frequency Detector (PFD)(1) and to said Control Logic (9) and a calibration signal (11) applied to said calibration loop, wherein the main loop comprises a delay generator (14) controlled by said Control Logic (9) and arranged to receive correction signals from said calibration loop and to send an output signal to said Phase Frequency Detector (1).
申请人：STMicroelectronics Belgium N.V.
地址：Excelsiorlaan 44-46 1930 Zaventem BE
国籍：BE
代理机构：Van Malderen, Joelle
更多信息请下载全文后查看。