2.LF398A 采样保持器
- 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。
LF198/LF298/LF398,LF198A/LF398A Monolithic Sample-and-Hold Circuits
General Description
The LF198/LF298/LF398are monolithic sample-and-hold circuits which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate.Operating as a unity gain follower,dc gain accuracy is 0.002%typical and acquisition time is as low as 6µs to 0.01%.A bipolar input stage is used to achieve low offset voltage and wide bandwidth.Input offset adjust is accom-plished with a single pin,and does not degrade input offset drift.The wide bandwidth allows the LF198to be included in-side the feedback loop of 1MHz op amps without having sta-bility problems.Input impedance of 1010Ωallows high source impedances to be used without degrading accuracy.P-channel junction FET’s are combined with bipolar devices in the output amplifier to give droop rates as low as 5mV/min with a 1µF hold capacitor.The JFET’s have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities.The overall design guarantees no feed-through from input to output in the hold mode,even for input signals equal to the supply voltages.
Features
n Operates from ±5V to ±18V supplies n Less than 10µs acquisition time
n TTL,PMOS,CMOS compatible logic input n 0.5mV typical hold step at C h =0.01µF n Low input offset
n 0.002%gain accuracy
n Low output noise in hold mode
n Input characteristics do not change during hold mode n High supply rejection ratio in sample or hold n Wide bandwidth n
Space qualified
Logic inputs on the LF198are fully differential with low input current,allowing direct connection to TTL,PMOS,and CMOS.Differential threshold is 1.4V.The LF198will operate from ±5V to ±18V supplies.
An “A”version is available with tightened electrical specifications.
Typical Connection and Performance Curve
DS005692-32
Acquisition Time
DS005692-16
May 1998
LF198/LF298/LF398,LF198A/LF398A Monolithic Sample-and-Hold Circuits
©1999National Semiconductor Corporation
Absolute Maximum Ratings(Note1)
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.
Supply Voltage±18V Power Dissipation(Package
Limitation)(Note2)500mW Operating Ambient Temperature Range
LF198/LF198A−55˚C to+125˚C LF298−25˚C to+85˚C LF398/LF398A0˚C to+70˚C Storage Temperature Range−65˚C to+150˚C Input Voltage Equal to Supply Voltage Logic To Logic Reference
Differential Voltage(Note3)+7V,−30V Output Short Circuit Duration Indefinite Hold Capacitor Short
Circuit Duration10sec Lead Temperature(Note4)
H package(Soldering,10sec.)260˚C N package(Soldering,10sec.)260˚C M package:
Vapor Phase(60sec.)215˚C Infrared(15sec.)220˚C Thermal Resistance(θJA)(typicals)
H package215˚C/W(Board mount in still air)
85˚C/W(Board mount in
400LF/min air flow)
N package115˚C/W
M package106˚C/W
θJC(H package,typical)20˚C/W
Electrical Characteristics
The following specifcations apply for−V S+3.5V≤V IN≤+V S−3.5V,+V S=+15V,−V S=−15V,T A=T j=25˚C,C h=0.01µF, R L=10kΩ,LOGIC REFERENCE=0V,LOGIC HIGH=2.5V,LOGIC LOW=0V unless otherwise specified.
Parameter Conditions LF198/LF298LF398Units
Min Typ Max Min Typ Max
Input Offset Voltage,(Note5)T j=25˚C1327mV
Full Temperature Range510mV Input Bias Current,(Note5)T j=25˚C5251050nA
Full Temperature Range75100nA Input Impedance T j=25˚C10101010ΩGain Error T j=25˚C,R L=10k0.0020.0050.0040.01%
Full Temperature Range0.020.02% Feedthrough Attenuation Ratio T j=25˚C,C h=0.01µF86968090dB at1kHz
Output Impedance T j=25˚C,“HOLD”mode0.520.54Ω
Full Temperature Range46Ω“HOLD”Step,(Note6)T j=25˚C,C h=0.01µF,V OUT=00.5 2.0 1.0 2.5mV Supply Current,(Note5)T j≥25˚C 4.5 5.5 4.5 6.5mA Logic and Logic Reference Input T j=25˚C210210µA Current
Leakage Current into Hold T j=25˚C,(Note7)3010030200pA Capacitor(Note5)Hold Mode
Acquisition Time to0.1%∆V OUT=10V,C h=1000pF44µs
C h=0.01µF2020µs Hold Capacitor Charging Current V IN−V OUT=2V55mA Supply Voltage Rejection Ratio V OUT=08011080110dB Differential Logic Threshold T j=25˚C0.8 1.4 2.40.8 1.4 2.4V Input Offset Voltage,(Note5)T j=25˚C1122mV
Full Temperature Range23mV Input Bias Current,(Note5)T j=25˚C5251025nA
Full Temperature Range7550nA 2