UPC8151TB-E3-A;UPC8128TB-E3-A;UPC8151TB-A;UPC8128TB-A;UPC8128TB-EV09;中文规格书,Datasheet资料

UPC8128TB UPC8151TB UPC8152TB
2.8 4.5 5.6
6 pin super minimold 6 pin super minimold 6 pin super minimold
TYPICAL PERFORMANCE CURVES (TA = 25°C unless otherwise specified)
0 -60
-40
-20
0
+20
+40
+60
+80
+100
Supply Voltage, VCC (V)
Temperature, TA (°C)
/
UPC8151TB TYPICAL PERFORMANCE CURVES (TA = 25°C unless otherwise specified)
BIPOLAR ANALOG INTEGRATED CIRCUIT
SILICON RFIC LOW CURRENT AMPLIFIER FOR CELLULAR/CORDLESS TELEPHONES
FEATURES
• LOW CURRENT CONSUMPTION: UPC8151TB; Icc = 4.2 mA TYP @ 3.0 V • SUPPLY VOLTAGE: Vcc = 2.4 to 3.3 V
1.0 GHz OUTPUT PORT MATCHING INSERTION POWER GAIN vs. FREQUENCY AND VOLTAGE
+20 VCC = 3.3 V +10 0
+10 0 +20 VCC = 3.0 V TA = +85°C
INSERTION POWER GAIN vs. FREQUENCY AND TEMPERATURE
2
UNITS V mW °C °C
RATINGS 3.6 200 -40 to +85 -55 to +150
RECOMMENDED OPERATING CONDITIONS
SYMBOLS VCC TA f PARAMETERS Supply Voltage Operating Temperature Operating Frequency UNITS MIN V °C MHz 2.4 -40 100 TYP MAX 3.0 +25 3.3 +85 1900
PARAMETER PART NO. Icc (mA)
= 50 Ω ) PACKAGES
OUTPUT PORT MATCHING FREQUENCY 1 GHz 1.9 GHz GP ISOL P1dB GP ISOL P1dB (dB) (dB) (dBm) (dB) (dB) (dBm) 12.5 12.5 23.0 39 38 40 -4.0 +2.5 -4.5 13.0 15.0 17.5 37 34 35 -4.0 +0.5 -8.5
+20
UPC8151TB
INSERTION POWER GAIN vs. FREQUENCY AND VOLTAGE
Tuned at 1 GHz
VCC = 3.3 V
• POWER GAIN: UPC8151TB; GP = 12.5 dB TYP @ f = 1 GHz
• OPERATING FREQUENCY: 100 MHz to 1900 MHz (Output port LC matching) • EXCELLENT ISOLATION: UPC8151TB; ISOL = 38 dB TYP @ f = 1 GHz • HIGH DENSITY SURFACE MOUNTING: 6 pin super minimold or SOT-363 package
Frequency, f (GHz)
Output Power at 1 dB Compression Point f = 1.00 GHz f = 1.90 GHz Noise Figure f = 1.00 GHz f = 1.90 GHz
Input Return Loss(without matching circuit) f = 1.00 GHz f = 1.90 GHz Output Return Loss (with external matching circuit) f = 1.00 GHz f = 1.90 GHz 3rd Order Intermodulation Distortion f1 = 1.000 GHz, f2 = 1.001 GHz, PO(each) = -20 dBm f1 = 1.900 GHz, f2 = 1.901 GHz, PO(each) = -20 dBm
4
4 OUTPUT Vcc through external inductor. Signal output pin. This output is designed as an open collector. Due to the high impedance output this pin should be externally equipped with an LC matching circuit.
PIN FUNCTIONS
Pin No. 1 Symbol INPUT Applied Voltage Description Signal input pin. An internal matching circuit provides a 50 Ω match over a wide bandwidth. This pin must be coupled to signal source with a blocking capacitor. Internal Equivalent Circuit
Tuned at 1.9 GHz
VCC = 3.0 V
VCC = 3.3 V
ELECTRICAL CHARACTERISTICS (TA = 25 °C, VCC = VOUT = 3.0 V, ZL = ZS = 50 Ω, at LC matched frequency)
PART NUMBER PACKAGE OUTLINE SYMBOLS Icc GP ISOL P1dB NF RLIN RLOUT IM3 PARAMETERS AND CONDITIONS Circuit Current, No signal Power Gain Isolation f = 1.00 GHz f = 1.90 GHz f = 1.00 GHz f = 1.90 GHz UNITS mA dB dB dBm dB dB dB dBc MIN 2.8 9.5 12.0 33.0 29.0 -1.0 -3.0 – – 2.0 1.0 UPC8151TB SO6 TYP 4.2 12.5 15.0 38.0 34.0 +2.5 +0.5 6.0 6.0 5.0 4.0 10.0 12.0 -62.0 54.0 MAX 5.8 14.5 17.0 – – – – 7.5 7.5 – –
CIRCUIT CURRENT vs. VOLTAGE
6 No Signals 5
CIRCUIT CURRENT vs. TEMPERATURE
5
VCC = 3.0 V
Circuit Current, ICC (mA)
4
Circuit Current, ICC (mA)
4
3
3
2
2
1
1
0 0 1 2 3 4
Gain, GP (dB)
• HIGH EFFICIENCY: UPC8151TB; P1dB = +2.5 dBm TYP @ f = 1 GHz
+10
0
VCC = 3.0 V VCC = 2.4 V
-10 0.3
Frequency, f (GHz)
1.0
3.0
DESCRIPTION
Gain, GP (dB)
The UPC8151TB is a silicon RFIC designed as a buffer amplifier for cellular or cordless telephones. This low current amplifier operates on 3.0 V and is housed in a 6 pin super minimold package. The IC is manufactured using the 20 GHz f T NESAT™ III silicon bipolar process. This process uses silicon nitride passivation film and gold electrodes. These materials protect the chip surface from external pollution and prevent corrosion/ migration. Thus, this IC has excellent performance, uniformity and reliability.
-40
-40
-50 VCC = 3.3 V VCC = 3.0 V -60
Isolation, ISOL (dB)
6
1
6 Vcc 2.4 to 3.3 Power supply pin. This pin should be externally equipped with a bypass capacitor to minimize ground impedance. Ground pin. This pin should be connected to system ground with minimum inductance. Ground pattern on the board should be formed as wide as possible. All the ground pins must be connected together with wide ground pattern to minimize impedance differz)