Quartus II常见错误

合集下载
相关主题
  1. 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
  2. 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
  3. 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。

Warning: FLEXlm software error: Invalid (inconsistent) license key The license-key and data for the feature do not match. This usually happens when a license file has been altered Feature: quartus License path: C:\altera\new_license_1.dat;C:\altera\DSP_Builder_9.1_License FLEXlm error: -8,523 For further information, refer to the FLEXlm End User Manual, available at "".
Warning: Feature Simulator is not available with your current license
解决:貌似是软件版本的问题!

ERROR:The current license doesn't support
解决:软件破解问题,可以重装解决!

Quartus II tabs被隐藏
解决:打开”Tools”–>”Option”对话框,“General->Display Tabs for child window"

Error: Can't find the instance. Download a design with SRAM Object File containing this instance.
解决:检查下载的sof是否正确!

Error: Can't run SignalTap II Logic Analyzer -- SignalTap II File is not compatible with the file programmed in the device
解决:.stp文件发生改动后,重新编译,当前sof文件not compatible,需重新下载.sof文件!

Error: Can't name logic function PLL of instance "inst" -- function has same name as current design file
解决:实例名与文件名一致,改一下文件名即可!

Error (10170): Verilog HDL syntax error at testbench.v(1) near text '
解决:文件包含指令的“`”与“~”位于同一个键!

Error: Fitter requires that more entities of type logic cell be placed in a region than are available in the region
原因:所分配的Logiclock region面积过小,资源不够!
解决:增加Logiclock region的面积!


Info: Compilation Report contains advance information. Specifications for device EP3SE50F484C3 are subject to change. Contact Altera for information on availability. No programming file will be generated.
原因:对Quartus 7.2而言,3S系列是advanced devices,而advanced devices的.sof和.pof文件的产生是password-controlled。
解决:可以换更高版本的软件。


若此时编译后仍不能产生.sof和.pof文件,则运行assembler(assignment->start)。

相关文档
最新文档