二进制加减计数器74HC190
- 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。
M54/M74HC190M54/M74HC191
October 1992
4BIT SYNCHRONOUS UP/DOWN COUNTERS
B1R
(Plastic Package)ORDER CODES :
M54HCXXXF1R M74HCXXXM1R M74HCXXXB1R M74HCXXXC1R
F1R
(Ceramic Package)
M1R
(Micro Package)C1R (Chip Carrier)
PIN CONNECTIONS (top view)
NC =
No Internal Connecti o n
DESCRIPTION
.HIGH SPEED
f MAX =48MHz (TYP.)AT V CC =5V .LOW POWER DISSIPATION I CC =4µA (MAX.)AT T A =25 °C .HIGH NOISE IMMUNITY
V NIH =V NIL =28%V CC (MIN.).OUTPUT DRIVE CAPABILITY 10LSTTL LOADS
.SYMMETRICAL OUTPUT IMPEDANCE I OH =I OL =4mA (MIN.)
.BALANCED PROPAGATION DELAYS t PLH =t PHL
.WIDE OPERATING VOLTAGE RANGE V CC (OPR)=2V TO 6V
.
PIN AND FUNCTION COMPATIBLE WITH 54/74LS190/191
The M54/74HC190/191are high speed CMOS 4-BIT
SYNCHRONOUS UP/DOWN COUNTERS fabri-cated in silicon gate C 2MOS technology.
They have the same high speed performance of LSTTL combined with true CMOS low power con-sumption.
State changes of the counter are synchronous with the LOW-to-HIGH transition of the Clock Pulse input.An asynchronous parallel load input overrides count-ing and loads the data present ontheDATA inputs into the flip-flops,which makes it possible to use the cir-cuits as programmable counters.A countenable input serves as the carry/borrow input in multi-stage counters.Control input,Down/Up,determines whether a circuit counts up or down.A MAX/MIN out-put and a Ripple Clock output provide overflow/under-flow indication and make possible a variety of methods for generating carry/borrow signals in multi-stage counter applications.
Allinputs are equipped with protection circuits against static discharge and transient excess voltage.
1/14
INPUT AND OUTPUT EQUIVALENT CIRCUIT
TRUTH TABLE
INPUTS
OUTPUS
FUNCTION LOAD ENABLE D/U
CLOCK QA QB QC QD L X X X
a
b
c
d
PRESET DATA H L L UP COUNT UP COUNT H L H DOWN COUNT DOWN COUNT H H X NO CHANGE NO COUNT H
X
X
NO CHANGE
NO COUNT
X:Don’t Care
a -d:The level of steady state inputs at inputs a throug h D respec tively
PIN DESCRIPTION
PIN No SYMBOL NAME AND FUNCTION 3,2,6,7
QA to QD Flip-Flop Outputs 4
ENABLE Count Enable Input (Active LOW)5U/D Parallel Data Input 11LOAD Load Input (Active LOW)12MA/MI OUT
Terminal Count Output 13RC Ripple Clock Output (Active LOW)
14CLOCK Cloack Input (LOW to HIGH,Edge-triggered)15,1,10,9
DA to DD Data Inputs 8
GND Ground (0V)
16
V CC
Positive Supply Voltage
IEC LOGIC SYMBOL (HC191)
IEC LOGIC SYMBOL (HC190)M54/M74HC190/191
2/14