FPGA可编程逻辑器件芯片EP4SGX360KF43C2中文规格书

b.
Read 0x40144[0] until it changes to 1.c.
Load the PMA configuration using PMA registers 0x200 to 0x203.5.
Disable internal serial loopback (25).6.
Run Initial Adaptation using PMA attributes (26).7.
Verify that the initial adaptation status is complete using PMA attribute code 0x0126 and data 0x0B00.8.
If valid data rate traffic is available at the RX, proceed to the next step. Otherwise,rerun initial adaptation until valid traffic is available.9.Run continuous adaptation (26).
10.Deassert the rx_reset signal.
11.Optional: Check the link status with rx_is_lockedtodata (clear the traffic
checker , and verify that it is error free).
12.Start receiving data.
Related Information
•
PMA Analog Reset on page 138•
Loading a PMA Configuration on page 211•
0x0008: Internal Serial Loopback and Reverse Parallel Loopback Control on page 226•
0x000A: Receiver Tuning Controls on page 227•PMA Registers 0x200 to 0x203 Usage on page 241
3.1.6. Dynamic Reconfiguration Adaptation Flow
Refer to Reconfiguring the Duplex PMA Using the Reset Controller in Automatic Mode for a dynamic reconfiguration flow with PMA adaptation.
1.
If independent TX and RX reset is disabled, assert the reset signal. Otherwise,assert the tx_reset and rx_reset signals.2.
Disable the PMA (27).3.
Trigger PMA analog reset (28).4.
Load the new Native PHY IP settings using PMA attributes directly and Avalon memory-mapped interface writes to the PCS/EMIB or use the MIF streamer .5.
Enable PMA (27). Wait for tx_pma_ready and rx_pma_ready to assert.6.If using traffic, enable PRBS31. Otherwise, it is optional.
(24)
Refer to Loading a PMA Configuration and PMA Registers 0x200 to 0x203 Usage .(25)For how to enable and disable internal serial loopback, refer to 0x0008: Internal Serial Loopback and Reverse Parallel Loopback Control .
(26)For PMA attributes for adaptation, refer to 0x000A: Receiver Tuning Controls .
(27)Refer to 0x0001: PMA Enable/Disable .
(28)
Refer to PMA Analog Reset . 3.E-Tile Transceiver PHY Architecture
UG-20056 | 2021.02.10
Send Feedback
7.If using a PMA configuration, load the PMA configuration using control status registers (CSR). This is loaded to the registers using PMA registers 0x200 to 0x203(29).
a.
Write 0x40143 = 0x80.b.
Read 0x40144[0] until it changes to 1.c.Load the PMA configuration using PMA registers 0x200 to 0x203.
8.
Enable internal serial loopback (30).9.Run initial adaptation using PMA attributes (31).
10.Verify that the initial adaptation status is complete using PMA attribute code 0x0126 and data 0x0B00.
11.Enable mission mode and disable internal serial loopback (skip this step if using internal serial loopback)(30).
12.If not using PRBS, disable it.
13.If valid data rate traffic is available at the RX, proceed to the next step. Otherwise,rerun initial adaptation until valid traffic is available.
14.Verify that the initial adaptation status is complete using PMA attribute code 0x0126 and data 0x0B00 (skip this step if using internal serial loopback).
15.Run initial adaptation using PMA attributes (31).
16.Verify that the initial adaptation status is complete using PMA attribute code 0x0126 and data 0x0B00 (skip this step if using internal serial loopback).
17.If independent TX and RX reset is disabled, deassert the reset signal. Otherwise,
deassert the tx_reset and rx_reset signals.
18.Run continuous adaptation (31).
19.Optional: Check the link status with rx_is_lockedtodata (clear the traffic
checker , and verify that it is error free).
20.Start transmitting and receiving data.
Related Information
•
PMA Analog Reset on page 138•
Reconfiguring the Duplex PMA Using the Reset Controller in Automatic Mode on page 186•
Loading a PMA Configuration on page 211•
0x0001: PMA Enable/Disable on page 223•
0x0008: Internal Serial Loopback and Reverse Parallel Loopback Control on page 226•
0x000A: Receiver Tuning Controls on page 227•PMA Registers 0x200 to 0x203 Usage on page 241
(29)
Refer to Loading a PMA Configuration and PMA Registers 0x200 to 0x203 Usage .(30)For how to enable and disable internal serial loopback, refer to 0x0008: Internal Serial Loopback and Reverse Parallel Loopback Control .
(31)
For PMA attributes for adaptation, refer to 0x000A: Receiver Tuning Controls .3.E-Tile Transceiver PHY Architecture
UG-20056 | 2021.02.10
Send Feedback
3.1.7. Loopback modes
Loopback modes are DFT features used to verify different blocks of the transceiver PMA.
E-tile transceivers have loopback modes to debug different blocks of the transceiver .E-tile transceivers support the following loopback modes:
•
Internal serial loopback •Reverse parallel loopback
3.1.7.1. Internal Serial Loopback Path
The internal serial loopback path sets the CDR to recover data from the serializer instead of the receiver serial input pin.
The transmitter buffer sends data normally, but internal serial loopback takes the data before the buffer .
It is implemented completely on-chip and does not require any connector on the serial path. This loopback path is enabled independently of the TX buffer enablement.
The E-tile transceiver channel also supports external connectivity where you have to connect the TX differential outputs to the RX differential inputs. This external connection must consist of a transmission path with 100 Ω differential mode impedance. Mission mode is a form of external connection where the data source is something other than the E-tile transmitter . For example, a BERT or other device's TX is providing data to the E-tile receiver .
Note:
Currently, only the PRBS31/PRBS31Q patterns are supported in internal serial loopback mode.Figure 55.Internal Serial Loopback Path
Internal serial loopback path
Legend:For more details on Register Read/Write support and programming, refer to PMA Register Map and PMA Attribute Codes to configure these parameters.
3.E-Tile Transceiver PHY Architecture
UG-20056 | 2021.02.10
Send Feedback。