AMS_Test_Manual

Choose there the relevant rule, check the parameters of it and click “ok”, it will bring you back to “connect rule” menu:
The VLSI Systems Center - BGU
The VLSI Systems Center - BGU
If the rule that appears there not the correct one, you should delete it by choosing the rule and pushing delete button :
Now just click “ok” . That is the Hierarchy Editor you will finally get:
The VLSI Systems Center - BGU
Now just save it and close every thing!
The VLSI Systems Center - BGU
The VLSI Systems Center - BGU
Then make sure you in “Built-in” mode and push “Customize…” button, the customization menu will pop up:
The VLSI Systems Center - BGU
The VLSI Systems Center - BGU
4. The Analyses definition: In Analog Environment choose “Analyses” -> “Choose…”
The “Choosing Analyses” menu will pop up:
Click the “Add” button the rule you have chosed will appear in the window below. Now click “ok” to save your choice.
The VLSI Systems Center - BGU
3. Definition of the simulation models for your design: in “Analog Environment” choose “Setup” -> "Model Libraries”:
The VLSI Systems Center - BGU
In this menu choose the needed Analysis (in our case it is ”tran”), and in the field of “Stop Time” insert the duration of the simulation. Enable your analysis and click “ok”.
IV. Setting Analog Environment V. Run the Simulation VI. Failures & Solutions
The VLSI Systems Center - BGU
CAUTIONS
In the design, cell names, net names except primitive cells should be ALL lowercase (minuscule)!! Also it should not contain the “escaped” characters (+,=,-,&…)!! If you have big design, do not save all nets on all hierarchies it can cause a serious problems, and the simulation would not run!!
The VLSI Systems Center - BGU
The icon of Analog Environment will appear:
IV. Setting Analog Environment: 1. Choose the simulator you want to work with: In icon of Analog Environment go to “setup” -> “simulator/directory/host…”, the window “Choose simulator/directory/host…” will pop up:
The VLSI Systems Center - BGU
Getting Started
I. First you should check that all directories you need for the test and have cell‟s in them are written in the “Library Path Editor”, a spatially you shouldn‟t forget the directory of “Connect rules” if needed. In fig‟ 1 shown the example of how can “Library Path Editor” look.
The VLSI Systems Center - BGU
Figure 3
back
The VLSI Systems Center - BGU
After doing all this your Hierarchy Editor configuration window will look like this:
The VLSI Systems Center - BGU
The menu “Create New File” will appear:
Choose “Tool” to be an “Hierarchy-Editor” and check that “View Name” changed to “config”, then click “ok”. The Hierarchy Editor will appear. c. In order to use Hierarchy Editor you need to set up few thinks:
The VLSI Systems Center - BGU
The “Model Libraries setup” will appear:
Through “browse” button choose the Model Library you desire. Also you can enable and disable any library you need/don‟t need in any time. The disabled one will appear with “#” at the left side. Click “ok” when it‟s done.
The VLSI Systems Center - BGU
Choose “ams” simulator, your project directory, and host mode:
Then click “ok”
The VLSI Systems Center - BGU
After you click “ok” you can notice that in schematic view now appears new field “AMS” and in the right upper corner of Analog Environment will be written “Simulator :“ams”
The VLSI Systems Center - BGU
2. Choosing the correct “Connect rules”: In Analog Environment go to “setup” -> “Connect rules”:
The icon of “Select Connect Rules” will pop up:
The VLSI Systems Center - BGU
Figure 1 :
The VLSI Systems Center - BGU
II. Now you can start building the Test.
a.
b.
Create “schematic view” of the cell you want to simulate and create in it your test bench. Now go to “Library Manager” and push create a new view:
III. Open the “config” view from Library Manager and choose to open Hierarchy Editor with Schematic. When it opened go to “Tools” in schematic and choose an “Analog environment”:
1. “Library List”: Hear you should insert all libraries, that you make use of there ingredients (like:tsmc18sc – for standard cells you use in the design, or analogLib – for supply's that you use in the test). It is very important not to forget any of libraries, cause the Hierarchy Editor will not find the cell that in its library!!! (Figure 3) 2. “View List”: First you should check which view‟s it possible to use in your design and than insert all the possibilities to “View List” (for example: functional – you will use it in digital parts of the design). It is very important not to forget any of view‟s, cause the Hierarchy Editor will not find the cell that use this view!!! (Figure 3) 3. “Stop List”: Insert the views that you don‟t want to see in Hierarchy Editor.