Processor-architecture for facilitating a virtual
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
专利名称：Processor-architecture for facilitating a
virtual machine monitor
发明人：Jonathan K. Ross,Dale Morris,Donald C.
Soltis,Rohit Bhatia,Eric Delano
申请号：US10695267
申请日：20031028
公开号：US20050091652A1
公开日：
20050428
专利内容由知识产权出版社提供
专利附图：
摘要：Virtual-machine-monitor operation and implementation is facilitated by number of easily implemented features and extensions added to the features of a processor
architecture. These features, one or more of which are used in various embodiments of the present invention, include a vmsw instruction that provides a means for transitioning between virtualization mode and non-virtualization mode without an interruption, a virtualization fault that faults on an attempt by a priority-0 routine in virtualization mode attempting to execute a privileged instruction, and a flexible highest-implemented-address mechanism to partition virtual address space into a virtualization address space and a non-virtualization address space.
申请人：Jonathan K. Ross,Dale Morris,Donald C. Soltis,Rohit Bhatia,Eric Delano
地址：Woodinville WA US,Steamboat Springs CO US,Fort Collins CO US,Fort Collins CO US,Fort Collins CO US
国籍：US,US,US,US,US
更多信息请下载全文后查看。