一种可重构的CNN加速器,具有用于FPGA的新型嵌套winograd算法(英)
合集下载
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
Chapter 2
The Proposed Nested Winograd Algorithm ...................................................... 11
The Nested Winograd Algorithm ............................................................................. 11
v
List of Figures
Figure 1.1: The computation flow of Winograd algorithm using GEMM .....................................4
Abstract ................................................................................................................................. viii
Chapter 1 Introduction .............................................................................................................1
Integrated Circuit Design Center. I would like to thank Raymond for the software support. Your
time and effort were imperative to my work.
Finally, I would like to thank my father, mother and sisters for their unlimited support and love
Nesting-decomposition Algorithm ......................................................................8
Stride Winograd Algorithm ................................................................................9
Common Sub-expression Elimination ...................................................................... 19
Supporting Fully Connected Layer .......................................................................... 21
i
HKUST Library
Reproduction is prohibited without the author’s prior written consent
Acknowledgements
I would like to thank my thesis supervisor Professor Chi Ying Tsui for the endless support
Performance evaluation on CNN benchmarks .......................................................... 28
Results Comparing with the Existing Winograd Accelerators .................................. 29
ZHAO from Professor Zhang’s group, without the help from them it will be very hard for me to
do FPGA implementation.
This project would not have been as smooth as it was without the help of the technicians in the
Chapter 3
FPGA Architecture Design ................................................................................ 17
FPGA Architecture Overview .................................................................................. 17
Design Space Exploration ........................................................................................ 21
Reconfigurable Winograd Transformation Blocks ................................................... 23
In Partial Fulfillment of the Requirements for
the Degree of Master of Philosophy
In the Department of Electronic and Computer Engineering
August 2020, Hong Kong
throughout my study.
iv
Table of Contents
Authorization ........................................................................................................................... ii
throughout my MPhil study at HKUST. Also, I appreciate the precious time from the thesis
examination committee members, Professor Wei ZHANG and Professor Jiang XU. I gratefully
List of Figures.......................................................................................................................... vi
List of Tables .......................................................................................................................... vii
Chapter 5
Conclusion .......................................................................................................... 32
Chapter 6
References .......................................................................................................... 33
Overview and Motivation ..........................................................................................1
Background ...............................................................................................................3
Winograd Algorithm ..........................................................................................3
The Derivation of Winograd algorithm ...............................................................4
A Reconfigurable CNN Accelerator with a Novel
Nested Winograd Algorithm for FPGA
by
Jing Bo JIANG
A thesis submitted to
Hong Kong University of Science and Technቤተ መጻሕፍቲ ባይዱlogy
acknowledge their constructive feedback, which helped to perfect this thesis.
I would also like to thank the fellow students xizi CHEN, jingyang ZHU, Moshin, Ka Long
TAM, Chenyang XIA, Xiaodong MENG, yuan YAO etc. from our group to tutorial and help me
all the time with everything. I have also received enormous help from tingyuan LIANG and jieru
Signature Page......................................................................................................................... iii
Acknowledgements.................................................................................................................. iv
Chapter 4
Experiment ......................................................................................................... 27
Algorithm Performance Simulation ......................................................................... 27
Runtime................................................................................................................... 13
Algorithm Complexity Analysis .............................................................................. 15
The Proposed Nested Winograd Algorithm ...................................................... 11
The Nested Winograd Algorithm ............................................................................. 11
v
List of Figures
Figure 1.1: The computation flow of Winograd algorithm using GEMM .....................................4
Abstract ................................................................................................................................. viii
Chapter 1 Introduction .............................................................................................................1
Integrated Circuit Design Center. I would like to thank Raymond for the software support. Your
time and effort were imperative to my work.
Finally, I would like to thank my father, mother and sisters for their unlimited support and love
Nesting-decomposition Algorithm ......................................................................8
Stride Winograd Algorithm ................................................................................9
Common Sub-expression Elimination ...................................................................... 19
Supporting Fully Connected Layer .......................................................................... 21
i
HKUST Library
Reproduction is prohibited without the author’s prior written consent
Acknowledgements
I would like to thank my thesis supervisor Professor Chi Ying Tsui for the endless support
Performance evaluation on CNN benchmarks .......................................................... 28
Results Comparing with the Existing Winograd Accelerators .................................. 29
ZHAO from Professor Zhang’s group, without the help from them it will be very hard for me to
do FPGA implementation.
This project would not have been as smooth as it was without the help of the technicians in the
Chapter 3
FPGA Architecture Design ................................................................................ 17
FPGA Architecture Overview .................................................................................. 17
Design Space Exploration ........................................................................................ 21
Reconfigurable Winograd Transformation Blocks ................................................... 23
In Partial Fulfillment of the Requirements for
the Degree of Master of Philosophy
In the Department of Electronic and Computer Engineering
August 2020, Hong Kong
throughout my study.
iv
Table of Contents
Authorization ........................................................................................................................... ii
throughout my MPhil study at HKUST. Also, I appreciate the precious time from the thesis
examination committee members, Professor Wei ZHANG and Professor Jiang XU. I gratefully
List of Figures.......................................................................................................................... vi
List of Tables .......................................................................................................................... vii
Chapter 5
Conclusion .......................................................................................................... 32
Chapter 6
References .......................................................................................................... 33
Overview and Motivation ..........................................................................................1
Background ...............................................................................................................3
Winograd Algorithm ..........................................................................................3
The Derivation of Winograd algorithm ...............................................................4
A Reconfigurable CNN Accelerator with a Novel
Nested Winograd Algorithm for FPGA
by
Jing Bo JIANG
A thesis submitted to
Hong Kong University of Science and Technቤተ መጻሕፍቲ ባይዱlogy
acknowledge their constructive feedback, which helped to perfect this thesis.
I would also like to thank the fellow students xizi CHEN, jingyang ZHU, Moshin, Ka Long
TAM, Chenyang XIA, Xiaodong MENG, yuan YAO etc. from our group to tutorial and help me
all the time with everything. I have also received enormous help from tingyuan LIANG and jieru
Signature Page......................................................................................................................... iii
Acknowledgements.................................................................................................................. iv
Chapter 4
Experiment ......................................................................................................... 27
Algorithm Performance Simulation ......................................................................... 27
Runtime................................................................................................................... 13
Algorithm Complexity Analysis .............................................................................. 15