PRIORITY CONTROL SYSTEM FOR INTERPRETER
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
专利名称：PRIORITY CONTROL SYSTEM FOR INTERPRETER
发明人：YAMADA KENICHI
申请号：JP1039088
申请日：19880120
公开号：JPH01185759A
公开日：
19890725
专利内容由知识产权出版社提供
摘要：PURPOSE:To attain the priority processing of a command by executing the processing of the priority command data in a priority interpreter immediately after priority command data inputted to a First-In First-Out (FIFO) buffer is detected. CONSTITUTION:A normal interpreter 2 sequentially processes command data CD in the FIFO buffer 3 in the order of the time of their generation. An input processing part 1A controls the input of command data at a prescribed period prior to the normal interpreter 2, while said part retrieves command data CD and immediately gives an execution right to the normal interpreter 2 when priority command data CDA is inputted to the FIFO buffer 3. The priority interpreter 2A extracts priority command data CDA, and gives the execution right to the normal interpreter 2 after the priority command data is processed. Thus, the priority processing of command data can be executed.
申请人：FUJI ELECTRIC CO LTD,FUJI FACOM CORP
更多信息请下载全文后查看。