AR2317_datasheet
合集下载
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
2.2 General DC Electrical Characteristics 11 2.2.1 Radio Receiver Characteristics 12 2.2.2 Radio Transmitter Characteristics 13 2.2.3 Synthesizer Characteristics 14
Flash SDRAM Interface
Ethernet MAC
MII Interface
40 MHz Crystal
Fast UART
Serial Interface
Peripheral Interface
LED Controls GPIOs
© 2000-2005 by Atheros Communications, Inc. All rights reserved. Atheros™, 5-UP™, Driving the Wireless Future™, Atheros Driven™, Atheros Turbo Mode™, and the Air is Cleaner at 5-GHz™ are trademarks of Atheros Communications, Inc. The Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders. Subject to change without notice.
The AR2317 implements an 802.11 MAC/BB processor supporting all IEEE 802.11g data rates (1 to 54 Mbps) and all IEEE 802.11b complementary key coding (CCK) data rates (1 to 11 Mbps). Additional features include forward error correction coding at rates for 1/ 2, 2/3, and 3/4, signal detection, automatic gain control, frequency offset estimation, symbol timing, channel estimation, error recovery, enhanced security, and quality of service (QoS). The AR2317 performs receive and transmit filtering for IEEE 802.3 and 802.11 networks.
General Description 1 Features 1 System Block Diagram 1 1 Pin Descriptions 5 2 Electrical Characteristics 11
2.1 Absolute Maximum Ratings 11 2.1.1 Recommended Operating Conditions 11
PRELIMINARY
Parameters (RST_MEMCTL) 21 3.1.15 CPU Performance Counter Control (RST_CPUPERF_CTL) 22 3.1.16 CPU Performance Counter 0 (RST_CPUPERF_0) 22 3.1.17 CPU Performance Counter 1 (RST_CPUPERF_1) 23 3.1.18 AHB Error Status Register 0 (RST_AHBERR0) 23 3.1.19 AHB Error Status Register 1 (RST_AHBERR1) 23 3.1.20 AHB Error Status Register 2 (RST_AHBERR2) 24 3.1.21 AHB Error Status Register 3 (RST_AHBERR3) 24 3.1.22 AHB Error Status Register 4 (RST_AHBERR4) 24 3.1.23 CPU/AHB/APB PLL (PLLc) Control (RST_PLLC_CTL) 25 3.1.24 CPU Final Clock MUX/Divider Control (RST_CPUCLK_CTL) 26 3.1.25 AHB/APB Final Clock MUX/Divider Control (RST_AMBACLK_CTL) 26 3.1.26 GPIO Input, Set 0 (RST_GPIOIN0) 26 3.1.27 GPIO Output, Set 0 (RST_GPIOOUT0) 27 3.1.28 GPIO Direction, Set 0 (RST_GPIODIR0) 27 3.1.29 GPIO Interrupt Control (RST_GPIOINTR) 27 3.1.30 Scratch Register 0 (RST_SCRATCH0) 28 3.1.31 Scratch Register 1 (RST_SCRATCH1) 28 3.1.32 Observation Control (RST_OBS_CTL) 28 3.1.33 General Clock Control (RST_MISCCLK_CTL) 29 3.1.34 Client Interrupt Mask (RST_CIMR) 29 3.1.35 PLL Programming Notes 30 3.2 SDR-DRAM Controller Registers 31 3.2.1 SDR-DRAM Configuration Register (MEMCTL_SCONR) 31
100 Mbps, full and half duplex, and MII interface to external Ethernet PHY ■ UART for console support ■ IEEE 1149.1 standard test access port and boundary scan architecture supported ■ EJTAG based debugging of the processor core supported ■ Standard 0.18 μm CMOS technology ■ 12 mm x 12 mm 260 BGA package
COMPANY CONFIDENTIAL
•1
PRELIMINARY
ຫໍສະໝຸດ Baidu
2 • AR2317 MAC/BB/Radio and Processor for 2.4 GHz WLANs 2 • November 2005
Atheros Communications, Inc. COMPANY CONFIDENTIAL
Data Sheet
PRELIMINARY November 2005
AR2317 Single Chip MAC/Baseband/Radio and Processor for 2.4 GHz Wireless LANs
General Description
The Atheros AR2317 is an all-CMOS, fullyintegrated, single-chip 802.11b/g WLAN solution. It integrates the PA, LNA, 2.4GHz radio, baseband PHY, MAC, and a MIPS 4000 CPU into a single chip for wireless access point and router applications. Other major modules include 802.3 Ethernet MAC and MII interface, SDRAM controller, external memory interface for Flash, ROM, or RAM, a UART, GPIOs as well as LED controls.
Features
■ Integrated high-output PA ■ Integrated LNA/optional external LNA
support ■ Integrated 1.8 V voltage regulator; NO need
for a 1.8 V supply ■ Switched Rx antenna diversity ■ Integrated Rx/Tx antenna switch ■ Integrated power detector ■ 25 MHz output for Ethernet switch ■ Integrated MIPS 4000 processor ■ 180 MHz processor frequency ■ IEEE 802.11b/g Access Point, Ad Hoc, and
2.3 Power Consumption 14 3 Register Descriptions 15
3.1 Reset/Configuration Control Registers 15 3.1.1 Cold Reset Control (RST_COLD_CTL) 16 3.1.2 Warm Reset Control (RST_WARM_CTL) 16 3.1.3 AHB Master Arbitration Control (RST_AHB_ARB_CTL) 17 3.1.4 Byteswap Control (RST_BYTESWAP_CTL) 17 3.1.5 CPU Non-Maskable Interrupt (NMI) Control (RST_NMI_CTL) 18 3.1.6 Silicon Revision (RST_SREV) 18 3.1.7 Miscellaneous Interrupt Status (RST_MISR) 19 3.1.8 Miscellaneous Interrupt Mask (RST_MIMR) 19 3.1.9 Global Interrupt Status (RST_GISR) 20 3.1.10 General Timer (RST_GTIME) 20 3.1.11 General Timer Reload Value (RST_GTIME_RELOAD) 20 3.1.12 Watchdog Timer (RST_WDOG) 21 3.1.13 Watchdog Timer Control (RST_WDOG_CTL) 21 3.1.14 SDR-DRAM Memory Controller
System Block Diagram
LNA
LNA RF Switch
PA
AR2317
Receiver
Frequency Synthesizer
Transmitter
Bias/ Control
SDRAM Controller and Memory Interface
MIPS Processor
Baseband (PHY) and Wireless MAC
station functions supported ■ OFDM and CCK modulation schemes
supported ■ Data rates of 1, 2, 5.5, 6, 9, 11, 12, 18, 24, 36,
48, 54 Mbps ■ IEEE 802.3 Ethernet MAC supporting 10/
Flash SDRAM Interface
Ethernet MAC
MII Interface
40 MHz Crystal
Fast UART
Serial Interface
Peripheral Interface
LED Controls GPIOs
© 2000-2005 by Atheros Communications, Inc. All rights reserved. Atheros™, 5-UP™, Driving the Wireless Future™, Atheros Driven™, Atheros Turbo Mode™, and the Air is Cleaner at 5-GHz™ are trademarks of Atheros Communications, Inc. The Atheros logo is a registered trademark of Atheros Communications, Inc. All other trademarks are the property of their respective holders. Subject to change without notice.
The AR2317 implements an 802.11 MAC/BB processor supporting all IEEE 802.11g data rates (1 to 54 Mbps) and all IEEE 802.11b complementary key coding (CCK) data rates (1 to 11 Mbps). Additional features include forward error correction coding at rates for 1/ 2, 2/3, and 3/4, signal detection, automatic gain control, frequency offset estimation, symbol timing, channel estimation, error recovery, enhanced security, and quality of service (QoS). The AR2317 performs receive and transmit filtering for IEEE 802.3 and 802.11 networks.
General Description 1 Features 1 System Block Diagram 1 1 Pin Descriptions 5 2 Electrical Characteristics 11
2.1 Absolute Maximum Ratings 11 2.1.1 Recommended Operating Conditions 11
PRELIMINARY
Parameters (RST_MEMCTL) 21 3.1.15 CPU Performance Counter Control (RST_CPUPERF_CTL) 22 3.1.16 CPU Performance Counter 0 (RST_CPUPERF_0) 22 3.1.17 CPU Performance Counter 1 (RST_CPUPERF_1) 23 3.1.18 AHB Error Status Register 0 (RST_AHBERR0) 23 3.1.19 AHB Error Status Register 1 (RST_AHBERR1) 23 3.1.20 AHB Error Status Register 2 (RST_AHBERR2) 24 3.1.21 AHB Error Status Register 3 (RST_AHBERR3) 24 3.1.22 AHB Error Status Register 4 (RST_AHBERR4) 24 3.1.23 CPU/AHB/APB PLL (PLLc) Control (RST_PLLC_CTL) 25 3.1.24 CPU Final Clock MUX/Divider Control (RST_CPUCLK_CTL) 26 3.1.25 AHB/APB Final Clock MUX/Divider Control (RST_AMBACLK_CTL) 26 3.1.26 GPIO Input, Set 0 (RST_GPIOIN0) 26 3.1.27 GPIO Output, Set 0 (RST_GPIOOUT0) 27 3.1.28 GPIO Direction, Set 0 (RST_GPIODIR0) 27 3.1.29 GPIO Interrupt Control (RST_GPIOINTR) 27 3.1.30 Scratch Register 0 (RST_SCRATCH0) 28 3.1.31 Scratch Register 1 (RST_SCRATCH1) 28 3.1.32 Observation Control (RST_OBS_CTL) 28 3.1.33 General Clock Control (RST_MISCCLK_CTL) 29 3.1.34 Client Interrupt Mask (RST_CIMR) 29 3.1.35 PLL Programming Notes 30 3.2 SDR-DRAM Controller Registers 31 3.2.1 SDR-DRAM Configuration Register (MEMCTL_SCONR) 31
100 Mbps, full and half duplex, and MII interface to external Ethernet PHY ■ UART for console support ■ IEEE 1149.1 standard test access port and boundary scan architecture supported ■ EJTAG based debugging of the processor core supported ■ Standard 0.18 μm CMOS technology ■ 12 mm x 12 mm 260 BGA package
COMPANY CONFIDENTIAL
•1
PRELIMINARY
ຫໍສະໝຸດ Baidu
2 • AR2317 MAC/BB/Radio and Processor for 2.4 GHz WLANs 2 • November 2005
Atheros Communications, Inc. COMPANY CONFIDENTIAL
Data Sheet
PRELIMINARY November 2005
AR2317 Single Chip MAC/Baseband/Radio and Processor for 2.4 GHz Wireless LANs
General Description
The Atheros AR2317 is an all-CMOS, fullyintegrated, single-chip 802.11b/g WLAN solution. It integrates the PA, LNA, 2.4GHz radio, baseband PHY, MAC, and a MIPS 4000 CPU into a single chip for wireless access point and router applications. Other major modules include 802.3 Ethernet MAC and MII interface, SDRAM controller, external memory interface for Flash, ROM, or RAM, a UART, GPIOs as well as LED controls.
Features
■ Integrated high-output PA ■ Integrated LNA/optional external LNA
support ■ Integrated 1.8 V voltage regulator; NO need
for a 1.8 V supply ■ Switched Rx antenna diversity ■ Integrated Rx/Tx antenna switch ■ Integrated power detector ■ 25 MHz output for Ethernet switch ■ Integrated MIPS 4000 processor ■ 180 MHz processor frequency ■ IEEE 802.11b/g Access Point, Ad Hoc, and
2.3 Power Consumption 14 3 Register Descriptions 15
3.1 Reset/Configuration Control Registers 15 3.1.1 Cold Reset Control (RST_COLD_CTL) 16 3.1.2 Warm Reset Control (RST_WARM_CTL) 16 3.1.3 AHB Master Arbitration Control (RST_AHB_ARB_CTL) 17 3.1.4 Byteswap Control (RST_BYTESWAP_CTL) 17 3.1.5 CPU Non-Maskable Interrupt (NMI) Control (RST_NMI_CTL) 18 3.1.6 Silicon Revision (RST_SREV) 18 3.1.7 Miscellaneous Interrupt Status (RST_MISR) 19 3.1.8 Miscellaneous Interrupt Mask (RST_MIMR) 19 3.1.9 Global Interrupt Status (RST_GISR) 20 3.1.10 General Timer (RST_GTIME) 20 3.1.11 General Timer Reload Value (RST_GTIME_RELOAD) 20 3.1.12 Watchdog Timer (RST_WDOG) 21 3.1.13 Watchdog Timer Control (RST_WDOG_CTL) 21 3.1.14 SDR-DRAM Memory Controller
System Block Diagram
LNA
LNA RF Switch
PA
AR2317
Receiver
Frequency Synthesizer
Transmitter
Bias/ Control
SDRAM Controller and Memory Interface
MIPS Processor
Baseband (PHY) and Wireless MAC
station functions supported ■ OFDM and CCK modulation schemes
supported ■ Data rates of 1, 2, 5.5, 6, 9, 11, 12, 18, 24, 36,
48, 54 Mbps ■ IEEE 802.3 Ethernet MAC supporting 10/