RTL8201CP-LF资料

RTL8201CP
SINGLE-CHIP/SINGLE-PORT 10/100M FAST ETHERNET PHYCEIVER
(With Auto Crossover)
DATASHEET
Rev. 1.21
12 October 2004
Track ID: JATR-1076-21
Single-Chip/Port 10/100 Fast Ethernet PHYceiver ii Track ID: JATR-1076-21 Rev. 1.21
COPYRIGHT
©2004 Realtek Semiconductor Corp. All rights reserved. No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form or by any means without the written permission of Realtek Semiconductor Corp.
DISCLAIMER
Realtek provides this document “as is”, without warranty of any kind, neither expressed nor implied, including, but not limited to, the particular purpose. Realtek may make improvements and/or changes in this document or in the product described in this document at any time. This document could include technical inaccuracies or typographical errors.
TRADEMARKS
Realtek is a trademark of Realtek Semiconductor Corporation. Other names mentioned in this document are trademarks/registered trademarks of their respective owners.
USING THIS DOCUMENT
This document is intended for the software engineer’s reference and provides detailed programming information.
Though every effort has been made to ensure that this document is current and accurate, more information may have become available subsequent to the production of this guide. In that event, please contact your Realtek representative for additional information that may help in the development process.
REVISION HISTORY
Revision Release Date Summary 1.0 2003/06/09 First release. 1.1 2003/09/26 Minor cosmetic changes.
Modify LED Pin behavior.
1.2 2004/01/20 Add LED multi-mode definition (7.5 LED and PHY Address
Configuration, page 19).
Add Power dissipation info (Table 31).
Bit <0:8> default setting changed to 0 (Table 9). Bit <0:13> default setting changed to 0 (Table 9). Bit <5:7> default setting changed to 0 (Table 14). Bit <17:5> default setting changed to 1 (Table 17). Bit <25:0> default setting changed to 0 (Table 20). Bit <25:1> default setting changed to 0 (Table 20).
Bit <25:11~7> default setting changed to 00001 (Table 20).
1.21 2004/10/12 Package additions. See section 10, Ordering Information, page 33.
Table of Contents
1.GENERAL DESCRIPTION (1)
2.FEATURES (1)
3.BLOCK DIAGRAM (2)
4.PIN ASSIGNMENTS (3)
5.PIN DESCRIPTION (4)
5.1.MII I NTERFACE (4)
5.2.SNI (S ERIAL N ETWORK I NTERFACE) 10M BPS O NLY (5)
5.3.C LOCK I NTERFACE (5)
5.4.10M BPS/100M BPS N ETWORK I NTERFACE (5)
5.5.D EVICE C ONFIGURATION I NTERFACE (6)
5.6.LED I NTERFACE/PHY A DDRESS C ONFIGURATION (6)
5.7.P OWER AND G ROUND P INS (7)
5.8.R ESET AND O THER P INS (7)
6.REGISTER DESCRIPTIONS (8)
6.1.R EGISTER 0 B ASIC M ODE C ONTROL R EGISTER (8)
6.2.R EGISTER 1 B ASIC M ODE S TATUS R EGISTER (9)
6.3.R EGISTER 2 PHY I DENTIFIER R EGISTER 1 (9)
6.4.R EGISTER 3 PHY I DENTIFIER R EGISTER 2 (9)
6.5.R EGISTER 4 A UTO-N EGOTIATION A DVERTISEMENT R EGISTER (ANAR) (10)
6.6.R EGISTER 5 A UTO-N EGOTIATION L INK P ARTNER A BILITY R EGISTER (ANLPAR) (10)
6.7.R EGISTER 6 A UTO-N EGOTIATION E XPANSION R EGISTER (ANER) (11)
6.8.R EGISTER 16 NW AY S ETUP R EGISTER (NSR) (12)
6.9.R EGISTER 17 L OOPBACK, B YPASS, R ECEIVER E RROR M ASK R EGISTER (LBREMR) (12)
6.10.R EGISTER 18 RX_ER C OUNTER (REC) (13)
6.11.R EGISTER 19 SNR D ISPLAY R EGISTER (13)
6.12.R EGISTER 25 T EST R EGISTER (13)
7.FUNCTIONAL DESCRIPTION (14)
7.1.MII AND M ANAGEMENT I NTERFACE (14)
7.1.1.Data Transition (14)
7.1.2.Serial Management (15)
7.2.A UTO-N EGOTIATION AND P ARALLEL D ETECTION (16)
7.2.1.Setting the Medium Type and Interface Mode to MAC (16)
7.2.2.UTP Mode and MII Interface (16)
7.2.3.UTP Mode and SNI Interface (17)
7.2.4.Fiber Mode and MII Interface (17)
7.3.F LOW C ONTROL S UPPORT (17)
7.4.H ARDWARE C ONFIGURATION AND A UTO-N EGOTIATION (18)
7.5.LED AND PHY A DDRESS C ONFIGURATION (19)
7.6.S ERIAL N ETWORK I NTERFACE (20)
7.7.P OWER D OWN, L INK D OWN, P OWER S A VING, AND I SOLATION M ODES (20)
7.8.M EDIA I NTERFACE (20)
7.8.1.100Base-TX (20)
7.8.2.100Base-FX Fiber Mode Operation (21)
7.8.3.10Base-T TX/RX (21)
7.9.R EPEATER M ODE O PERATION (22)
7.10.R ESET, AND T RANSMIT B IAS (22)
7.11. 3.3V P OWER S UPPLY AND V OLTAGE C ONVERSION C IRCUIT (22)
Single-Chip/Port 10/100 Fast Ethernet PHYceiver iii Track ID: JATR-1076-21 Rev. 1.21
7.12.F AR E ND F AULT I NDICATION (22)
8.CHARACTERISTICS (23)
8.1.DC C HARACTERISTICS (23)
8.1.1.Absolute Maximum Ratings (23)
8.1.2.Operating Conditions (23)
8.1.3.Power Dissipation (23)
8.1.4.Input Voltage: Vcc (23)
8.2.AC C HARACTERISTICS (24)
8.2.1.MII Transmission Cycle Timing (24)
8.2.2.MII Reception Cycle Timing (25)
8.2.3.SNI Transmission Cycle Timing (27)
8.2.4.SNI Reception Cycle Timing (28)
8.2.5.MDC/MDIO Timing (29)
8.3.C RYSTAL C HARACTERISTICS (30)
8.4.T RANSFORMER C HARACTERISTICS (30)
9.MECHANICAL DIMENSIONS (31)
9.1.M ECHANICAL D IMENSIONS N OTES (32)
10.ORDERING INFORMATION (33)
List of Tables
Table 1. MII Interface (4)
Table 2. SNI (Serial Network Interface) 10Mbps Only (5)
Table 3. Clock Interface (5)
Table 4. 10Mbps/100Mbps Network Interface (5)
Table 5. Device Configuration Interface (6)
Table 6. LED Interface/PHY Address Configuration (6)
Table 7. Power and Ground Pins (7)
Table 8. Reset and Other Pins (7)
Table 9. Register 0 Basic Mode Control Register (8)
Table 10. Register 1 Basic Mode Status Register (9)
Table 11. Register 2 PHY Identifier Register 1 (9)
Table 12. Register 3 PHY Identifier Register 2 (9)
Table 13. Register 4 Auto-Negotiation Advertisement Register (ANAR) (10)
Table 14. Register 5 Auto-Negotiation Link Partner Ability Register (ANLPAR) (10)
Table 15. Register 6 Auto-Negotiation Expansion Register (ANER) (11)
Table 16. Register 16 NWay Setup Register (NSR) (12)
Table 17. Register 17 Loopback, Bypass, Receiver Error Mask Register (LBREMR) (12)
Table 18. Register 18 RX_ER Counter (REC) (13)
Table 19. Register 19 SNR Display Register (13)
Table 20. Register 25 Test Register (13)
Table 21. Serial Management (15)
Table 22. Setting the Medium Type and Interface Mode to MAC (16)
Table 23. UTP Mode and MII Interface (16)
Single-Chip/Port 10/100 Fast Ethernet PHYceiver iv Track ID: JATR-1076-21 Rev. 1.21
Table 24. UTP Mode and SNI Interface (17)
Table 25. Fiber Mode and MII Interface (17)
Table 26. Auto-Negotiation Mode Pin Settings (18)
Table 27. LED Definitions (19)
Table 28. Power Saving Mode Pin Settings (20)
Table 29. Absolute Maximum Ratings (23)
Table 30. Operating Conditions (23)
Table 31. Power Dissipation (23)
Table 32. Input Voltage: Vcc (23)
Table 33. MII Transmission Cycle Timing (24)
Table 34. MII Reception Cycle Timing (25)
Table 35. SNI Transmission Cycle Timing (27)
Table 36. SNI Reception Cycle Timing (28)
Table 37. MDC/MDIO Timing (29)
Table 38. Crystal Characteristics (30)
Table 39. Transformer Characteristics (30)
Table 40. Ordering Information (33)
List of Figures
Figure 1. Block Diagram (2)
Figure 2. Pin Assignments (3)
Figure 3. Read Cycle (15)
Figure 4. Write Cycle (15)
Figure 5. LED and PHY Address Configuration (19)
Figure 7. MII Transmission Cycle Timing-1 (24)
Figure 8. MII Transmission Cycle Timing-2 (25)
Figure 9. MII Reception Cycle Timing-1 (26)
Figure 10. MII Reception Cycle Timing-2 (26)
Figure 11. SNI Transmission Cycle Timing-1 (27)
Figure 12. SNI Transmission Cycle Timing-2 (27)
Figure 13. SNI Reception Cycle Timing-1 (28)
Figure 14. SNI Reception Cycle Timing-2 (28)
Figure 15. MDC/MDIO Timing (29)
Figure 16. MDC/MDIO MAC to PHY Transmission Without Collision (29)
Figure 17. MDC/MDIO PHY to MAC Reception Without Error (30)
Single-Chip/Port 10/100 Fast Ethernet PHYceiver v Track ID: JATR-1076-21 Rev. 1.21
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 1 Track ID: JATR-1076-21 Rev. 1.21
1. General Description
The RTL8201CP is a single-chip/single-port PHYceiver with an MII (Media Independent Interface)/SNI (Serial Network Interface). It implements all 10/100M Ethernet Physical-layer functions including the Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA), Twisted Pair Physical Medium Dependent Sublayer (TP-PMD), with an auto crossover detection function, 10Base-Tx Encoder/Decoder, and Twisted-Pair Media Access Unit (TPMAU).
A PECL (Pseudo Emitter Coupled Logic) interface is supported to connect with an external 100Base-FX fiber optical transceiver. The chip utilizes an advanced CMOS process to meet low voltage and low power requirements. With on-chip DSP (Digital Signal Processing) technology, the chip provides excellent performance under all operating conditions.
The RTL8201CP can be used for applications such as those for a Network Interface Adapter, MAU (Media Access Unit), CNR (Communication and Network Riser), ACR (Advanced Communication Riser), an Ethernet hub, and an Ethernet switch. In addition, it can be used in any embedded system with an Ethernet MAC that needs a UTP physical connection or Fiber PECL interface to an external 100Base-FX optical transceiver module.
2. Features
The Realtek RTL8201CP is a Fast Ethernet PHYceiver with selectable MII or SNI interface to the MAC chip. It provides the following features: Pin-to-pin compatible with the RTL8201BL Supports MII and 7-wire SNI (Serial Network
Interface) 10/100Mbps operation Full/half duplex operation Twisted pair or fiber mode output Auto-Negotiation Supports power down mode
Supports operation under Link Down Power
Saving mode Supports Base Line Wander (BLW)
compensation Supports auto crossover detection (new
RTL8201CP function) Supports repeater mode Adaptive Equalization Network status LEDs Flow control support
25MHz crystal/oscillator as clock source IEEE 802.3/802.3u compliant Supports IEEE 802.3u clause 28; 1.8V
operation with 3.3V IO signal tolerance Low dual power supply, 1.8V and 3.3V; 1.8V
is generated by an internal regulator 0.18µm CMOS process 48-pin LQFP package
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 2 Track ID: JATR-1076-21 Rev. 1.21
3. Block Diagram
Figure 1. Block Diagram
RXIN+RXIN-
TXO+TXO -
RXC 25M
TXC 25M
TXD
RXD
MII SNI
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 3
Track ID: JATR-1076-21 Rev. 1.21
4. Pin Assignments
Figure 2. Pin Assignments
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 4 Track ID: JATR-1076-21 Rev. 1.21
5. Pin Description
LI: Latched Input during Power up or Reset O: Output I: Input IO: Bi-directional input and output P: Power
5.1. MII Interface
Table 1. MII Interface
Name Type Pin No. Description TXC O 7 Transmit Clock.
This pin provides a continuous clock as a timing reference for TXD[3:0] and TXEN.
TXEN I 2 Transmit Enable.
The input signal indicates the presence of valid nibble data on TXD[3:0].
TXD[3:0] I 3, 4, 5, 6 Transmit Data.
The MAC will source TXD[0..3] synchronous with TXC when TXEN is asserted.
RXC O 16 Receive Clock.
This pin provides a continuous clock reference for RXDV and RXD[0..3] signals. RXC is 25MHz in 100Mbps mode and 2.5Mhz in 10Mbps mode.
COL LI/O 1 Collision Detect.
COL is asserted high when a collision is detected on the media.
During power on reset, this pin status is latched to determine at which LED mode to operate: 0: CP LED mode 1: BL LED mode
An internal weak pull low resistor sets this to the default CP LED mode. It is possible to use an external 5.1K Ω pull high resistor to enable BL LED mode.
CRS LI/O 23 Carrier Sense.
This pin’s signal is asserted high if the media is not in Idle state.
An internal weak pull low resistor sets this to normal operation mode. An external 5.1K Ω pull low resistor could be reserved to ensure operating at normal mode.
RXDV O 22 Receive Data Valid.
This pin’s signal is asserted high when received data is present on the RXD[3:0] lines. The signal is de-asserted at the end of the packet. The signal is valid on the rising edge of the RXC.
RXD[3:0] O 18, 19, 20, 21 Receive Data.
These are the four parallel receive data lines aligned on the nibble boundaries driven synchronously to the RXC for reception by the external physical unit (PHY).
RXER/ FXEN LI/O 24 Receive Error. If a 5B decode error occurs, such as invalid /J/K/, invalid /T/R/, or invalid
symbol, this pin will go high. Fiber/UTP Enable.
During power on reset, this pin status is latched to determine the media mode to operate in. 1: Fiber mode 0: UTP mode
An internal weak pull low resistor sets this to the default of UTP mode. It is possible to use an external 5.1K Ω pull high resistor to enable fiber mode. After power on, the pin operates as the Receive Error pin.
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 5 Track ID: JATR-1076-21 Rev. 1.21
Name Type Pin No. Description
MDC I 25 Management Data Clock.
This pin provides a clock synchronous to MDIO, which may be asynchronous to the transmit TXC and receive RXC clocks. The clock rate can be up to 2.5MHz. MDIO
IO
26
Management Data Input/Output.
This pin provides the bi-directional signal used to transfer management information.
5.2. SNI (Serial Network Interface) 10Mbps Only
Table 2. SNI (Serial Network Interface) 10Mbps Only
Name Type Pin No. Description COL O 1 Collision Detect. RXD0 O 21 Received Serial Data. CRS O 23 Carrier Sense. RXC O 16 Receive Clock.
Resolved from received data.
TXD0 I 6 Transmit Serial Data. TXC O 7 Transmit Clock.
Generated by PHY .
TXEN I 2 Transmit Enable.
For MAC to indicate transmit operation.
5.3. Clock Interface
Table 3. Clock Interface Name
Type Pin No. Description
X2 O 47 25MHz Crystal Output.
This pin provides the 25MHz crystal output. It must be left open when an external 25MHz oscillator drives X1. X1
I
46
25MHz Crystal Input.
This pin provides the 25MHz crystal input. If a 25MHz oscillator is used, connect X1 to the oscillator’s output (see 8.3 Crystal Characteristics, page 30, for clock source specifications.
5.4. 10Mbps/100Mbps Network Interface
Table 4. 10Mbps/100Mbps Network Interface
Name Type Pin No. Description TPTX+ TPTX- O O 34 33 Transmit Output. Differential transmit output pair shared by 100Base-TX, 100Base-FX and
10Base-T modes. When configured as 100Base-TX, output is an MLT-3 encoded waveform. When configured as 100Base-FX, the output is pseudo-ECL level.
RTSET
I
28 Transmit Bias Resistor Connection.
This pin should be pulled to GND by a 2K Ω (1%) resistor to define driving
current for the transmit DAC. The resistance value may be changed, depending on experimental results of the RTL8201CP.
TPRX+ TPRX- I I
31 30 Receive Input. Differential receive input pair shared by 100Base-TX, 100Base-FX, and 10Base-T
modes.
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 6 Track ID: JATR-1076-21 Rev. 1.21
5.5. Device Configuration Interface
Table 5. Device Configuration Interface
Name Type Pin No. Description ISOLATE I 43 Set high to isolate the RTL8201CP from the MAC. This will also isolate the MDC/MDIO
management interface. In this mode, the power consumption is minimum. This pin can be directly connected to GND or VCC.
RPTR I 40 Set high to put the RTL8201CP into repeater mode. This pin can be directly connected
to GND or VCC.
SPEED LI 39 This pin is latched to input during a power on or reset condition. Set high to put
the RTL8201CP into 100Mbps operation. This pin can be directly connected to GND or VCC.
DUPLEX LI 38 This pin is latched to input during a power on or reset condition. Set high to
enable full duplex. This pin can be directly connected to GND or VCC.
ANE LI 37 This pin is latched to input during a power on or reset condition. Set high to
enable Auto-negotiation mode, set low to force mode. This pin can be directly connected to GND or VCC.
LDPS I 41 Set high to put the RTL8201CP into LDPS mode. This pin can be directly connected
to GND or VCC. See 7.7 Power Down, Link Down, Power Saving, and Isolation Modes, page 20, for more information.
MII/SNIB
LI/O
44 This pin is latched to input during a power on or reset condition. Pull high to set
the RTL8201CP into MII mode operation. Set low for SNI mode. This pin can be directly connected to GND or VCC.
5.6. LED Interface/PHY Address Configuration
These five pins are latched into the RTL8201CP during power up reset to configure the PHY address [0:4] used for the MII management register interface. In normal operation, after initial reset, they are used as driving pins for status indicator LEDs. The driving polarity, active low or active high, is determined by each latched status of the PHY address [4:0] during power-up reset. If the latched status is High, then it will be active low. If the latched status is Low, then it will be active high. See section 7.5 LED and PHY Address Configuration, page 19, for more information.
Table 6. LED Interface/PHY Address Configuration
Name Type Pin No. Description PHYAD0/ LED0 LI/O 9 PHY Address [0].
Link LED.
Lit when linked.
PHYAD1/ LED1 LI/O 10 PHY Address [1].
Full Duplex LED.
Lit when in Full Duplex operation.
PHYAD2/ LED2
LI/O 12 PHY Address [2].
CP LED Mode: 10 ACT LED
Blinking when transmitting or receiving data. BL LED Mode: Link 10 / ACT LED
Active when linked in 10Base-T mode, and blinking when transmitting or receiving data.
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 7 Track ID: JATR-1076-21 Rev. 1.21
Name Type Pin No. Description PHYAD3/ LED3
LI/O 13 PHY Address [3].
CP LED Mode: 100 ACT LED
Blinking when transmitting or receiving data. BL LED Mode: Link 100 / ACT LED
Active when linked in 100Base-T mode, and blinking when transmitting or receiving data.
PHYAD4/ LED4
LI/O 15 PHY Address [4].
Collision LED.
Blinks when collisions occur.
5.7. Power and Ground Pins
Table 7. Power and Ground Pins
Name Type Pin No. Description A VDD33 P 36 3.3V Analog Power Input.
3.3V power supply for analog circuit; should be well decoupled.
AGND P 29, 35 Analog Ground.
Should be connected to a larger GND plane.
DVDD33 P 14, 48 3.3V Digital Power Input.
3.3V power supply for digital circuit.
DGND P 11, 17, 45 Digital Ground.
Should be connected to a larger GND plane.
5.8. Reset and Other Pins
Table 8. Reset and Other Pins
Name Type Pin No. Description RESETB I 42 RESETB.
Set low to reset the chip. For a complete reset, this pin must be asserted low for at least 10ms.
PWFBOUT O 32 Power Feedback Output.
Be sure to connect a 22uF tantalum capacitor for frequency compensation and a 0.1uF capacitor for noise de-coupling. Then connect this pin through a ferrite bead to PWFBIN (pin8). The connection method is outlined in 7.11 3.3V Power Supply and V oltage Conversion Circuit, page 22.
PWFBIN I 8 Power Feedback Input. See the PWFBOUT description above. NC 27 Not Connected.
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 8 Track ID: JATR-1076-21 Rev. 1.21
6. Register Descriptions
This section describes the functions and usage of the registers available in the RTL8201CP. In this section the following abbreviations are used: RO: Read Only RW: Read/Write
6.1. Register 0 Basic Mode Control Register
Table 9. Register 0 Basic Mode Control Register
Address Name Description Mode
Default 0:15 Reset This bit sets the status and control registers of the PHY in a default
state. This bit is self-clearing. 1: Software reset 0: Normal operation
RW
0:14 Loopback This bit enables loopback of transmit data nibbles TXD3:0 to the
receive data path. 1: Enable loopback 0: Normal operation
RW 0
0:13 Spd_Set This bit sets the network speed.
1: 100Mbps 0: 10Mbps
After completing auto negotiation, this bit will reflect the Speed status. 1: 100Base-T 0: 10Base-T)
When 100Base-FX mode is enabled, this bit=1 and is read only.
RW 0
0:12 Auto Negotiation Enable This bit enables/disables the NWay auto-negotiation function.
1: Enable auto-negotiation; bits 0:13 and 0:8 will be ignored. 0: Disable auto-negotiation; bits 0:13 and 0:8 will determine the link
speed and the data transfer mode, respectively.
When 100Base-FX mode is enabled, this bit=0 and is read only.
RW 1
0:11 Power Down This bit turns down the power of the PHY chip, including the internal
crystal oscillator circuit. The MDC, MDIO is still alive for accessing the MAC. 1: Power down
0: Normal operation
RW 0
0:10 Reserved 0:9 Restart Auto Negotiation This bits allows the NWay auto-negotiation function to be reset.
1: Re-start auto-negotiation
0: Normal operation
RW 0 0:8 Duplex Mode This bit sets the duplex mode if auto-negotiation is disabled
(bit 0:12=0).
1: Full duplex 0: Half duplex
After completing auto-negotiation, this bit will reflect the duplex status. 1: Full duplex 0: Half duplex
RW 0
0:7:0 Reserved
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 9 Track ID: JATR-1076-21 Rev. 1.21
6.2. Register 1 Basic Mode Status Register
Table 10. Register 1 Basic Mode Status Register
Address Name Description Mode Default
1:15 100Base-T4 1: Enable 100Base-T4 support
0: Suppress 100Base-T4 support
RO 0 1:14 100Base_TX_ FD 1: Enable 100Base-TX full duplex support
0: Suppress 100Base-TX full duplex support
RO 1 1:13 100BASE_TX_HD 1: Enable 100Base-TX half duplex support
0: Suppress 100Base-TX half duplex support
RO 1 1:12 10Base_T_FD 1: Enable 10Base-T full duplex support
0: Suppress 10Base-T full duplex support
RO 1 1:11 10_Base_T_HD 1: Enable 10Base-T half duplex support
0: Suppress 10Base-T half duplex support
RO 1 1:10~7 Reserved 1:6 MF Preamble Suppression The RTL8201CP will accept management frames with preamble
suppressed.
A minimum of 32 preamble bits are required for the first SMI read/write transaction after reset. One idle bit is required
between any two management transactions as per IEEE 802.3u specifications.
RO 1
1:5 Auto Negotiation Complete 1: Auto-negotiation process completed
0: Auto-negotiation process not completed
RO 0 1:4 Remote Fault 1: Remote fault condition detected (cleared on read)
0: No remote fault condition detected
When in 100Base-FX mode, this bit means an in-band signal Far-End-Fault has been detected. See 7.12 Far End Fault Indication, page 22.
RO
1:3 Auto Negotiation 1: Link has not experienced fail state
0: Link experienced fail state
RO 1
1:2 Link Status 1: Valid link established
0: No valid link established
RO 0 1:1 Jabber Detect 1: Jabber condition detected
0: No jabber condition detected
RO 0 1:0 Extended Capability 1: Extended register capability
0: Basic register capability only
RO 1
6.3. Register 2 PHY Identifier Register 1
Table 11. Register 2 PHY Identifier Register 1 Address Name Description
Mode Default 2:15~0
PHYID1
PHY identifier ID for software recognition of the RTL8201CP.
RO
0000
6.4. Register 3 PHY Identifier Register 2
Table 12. Register 3 PHY Identifier Register 2 Address Name Description
Mode Default 3:15~0
PHYID2
PHY identifier ID for software recognition of the RTL8201CP.
RO
8201
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 10 Track ID: JATR-1076-21 Rev. 1.21
6.5. Register 4 Auto-Negotiation Advertisement Register (ANAR)
This register contains the advertised abilities of this device as they will be transmitted to its link partner during auto-negotiation.
Table 13. Register 4 Auto-Negotiation Advertisement Register (ANAR)
Address Name Description Mode Default 4:15 NP Next Page bit. 0: Transmitting the primary capability data page 1: Transmitting the protocol specific data page
RO 0
4:14 ACK 1: Acknowledge reception of link partner capability data word 0: Do not acknowledge reception
RO 0
4:13 RF 1: Advertise remote fault detection capability 0: Do not advertise remote fault detection capability
RW 0
4:12 Reserved 4:11 TXFC 1: TX flow control is supported by local node 0: TX flow control not supported by local node
RW 0
4:10 RXFC 1: RX flow control is supported by local node 0: RX flow control not supported by local node
RW 0
4:9 T4 1: 100Base-T4 is supported by local node 0: 100Base-T4 not supported by local node
RO 0
4:8 TXFD 1: 100Base-TX full duplex is supported by local node 0: 100Base-TX full duplex not supported by local node
RW 1
4:7 TX 1: 100Base-TX is supported by local node 0: 100Base-TX not supported by local node
RW 1
4:6 10FD 1: 10Base-T full duplex supported by local node 0: 10Base-T full duplex not supported by local node
RW 1
4:5 10 1: 10Base-T is supported by local node 0: 10Base-T not supported by local node
RW 1
4:4~0 Selector Binary encoded selector supported by this node. Currently only CSMA/CD 00001 is specified. No other protocols are supported.
RW 00001
6.6. Register 5 Auto-Negotiation Link Partner Ability Register
(ANLPAR)
This register contains the advertised abilities of the Link Partner as received during auto-negotiation. The content changes after a successful auto-negotiation if Next-pages are supported.
Table 14. Register 5 Auto-Negotiation Link Partner Ability Register (ANLPAR)
Address Name Description Mode Default 5:15 NP Next Page bit. 0: Transmitting the primary capability data page 1: Transmitting the protocol specific data page
RO 0
5:14 ACK 1: Link partner acknowledges reception of local node’s capability data word
0: No acknowledgement
RO 0
5:13 RF 1: Link partner is indicating a remote fault 0: Link partner does not indicate a remote fault
RO 0
5:12 Reserved 5:11 TXFC 1: TX flow control is supported by Link partner 0: TX flow control not supported by Link partner RO 0
Single-Chip/Port 10/100 Fast Ethernet PHYceiver 11 Track ID: JATR-1076-21 Rev. 1.21
Address Name Description
Mode Default
5:10 RXFC
1: RX flow control is supported by Link partner 0: RX flow control not supported by Link partner
RO 0 5:9 T4 1: 100Base-T4 is supported by link partner
0: 100Base-T4 not supported by link partner
RO 0 5:8 TXFD 1: 100Base-TX full duplex is supported by link partner
0: 100Base-TX full duplex not supported by link partner
RO 0 5:7
100BASE-TX 1: 100Base-TX is supported by link partner
0: 100Base-TX not supported by link partner
This bit will also be set if the link in 100Base is established by parallel detection.
RO 0
5:6 10FD 1: 10Base-T full duplex is supported by link partner
0: 10Base-T full duplex not supported by link partner
RO 0 5:5
10Base-T 1: 10Base-T is supported by link partner
0: 10Base-T not supported by link partner
This bit will also be set if the link in 10Base-T is established by parallel detection.
RO 0
5:4~0 Selector Link Partner’s binary encoded node selector Currently only
CSMA/CD 00001 is specified
RO 00000
6.7. Register 6 Auto-Negotiation Expansion Register (ANER)
This register contains additional status for NWay auto-negotiation.
Table 15. Register 6 Auto-Negotiation Expansion Register (ANER) Address Name Description Mode Default 6:15~5 Reserved This bit is permanently set to 0. 6:4 MLF Indicates whether a multiple link fault has occurred. 1: Fault occurred 0: No fault occurred
RO 0
6:3 LP_NP_ABLE Indicates whether the link partner supports Next Page negotiation. 1: Supported 0: Not supported
RO 0
6:2 NP_ABLE This bit indicates whether the local node is able to send additional Next Pages. Internal use only.
RO 0
6:1 PAGE_RX This bit is set when a new Link Code Word Page has been received. It is automatically cleared when the auto-negotiation link partner’s ability register (register 5) is read by management.
RO 0
6:0
LP_NW_ABLE 1: Link partner supports NWay auto-negotiation. RO 0。