LOC112中文资料

合集下载

ABB传感器PFEA111-112中英文手册

ABB传感器PFEA111-112中英文手册

hapter 1 - Introduction第一章绪论1.1About this manual1.1 关于此手册This User Manual describes your new Measure Web Tension System. When you have read the manual, you will have the necessary knowledge for mechanical and electrical installation, commissioning, operation, preventive maintenance and basic fault tracing of your measurement system.。

该手册介绍新型幅面材料的张力测量系统,阅读该手册须具备对测量系统的认知,包括机械和电气安装、调试、操作、定期检修和基本故障查寻。

注:对于不同产业来说,幅面材料所指不同。

幅面在钢铁工业中是指带钢;纺织工业是指布匹;造纸工业是指纸张;塑料工业是指塑料薄膜……To get the best reliability and precision out of your measurement system, study this User Manual first.阅读用户手册可使你的测量系统获得最佳的可靠性和精密度。

1.2How to use this manual1.2 怎么使用手册This user manual comprises two main parts.此用户手册有两个主要部分。

rmation about the Tension Electronics:1. 张力传感器的信息。

-System and safety information (chapter 1)-系统和安全信息(第一章)-Installation, commissioning, maintenance, operation and fault tracing (chapters 2-6)-安装,试车,维护,操作和故障查寻(2-6章)-Technical data (appendix A)-技术数据(附录A)rmation about Designing the Load Cell Installation:压头的安装-Vertical-force sensing load cell PFCL 301E (Appendix B)微型垂直力压头PFCL 301E (附录 B)-Horizontal-force sensing load cell PFTL 301E (Appendix C)微型水平力压头PFTL 301E (附录 C)-Radial-force Tensiometer PFRL 101 (Appendix径向张力计PFRL 101(附录D)-Horizontal-force sensing load cell PFTL 101 (Appendix水平力压头PFTL 101 (附录 E)Each appendix contains detailed information about one of the above load cell types when used in web tension systems with Tension Electronics PFEA111/112.每个附录均包括上述幅面张力系统使用到的PFEA111/112测量装置的详细信息。

汽车零部件中英文缩略写对照表

汽车零部件中英文缩略写对照表

序号使用车间零件英文名‎称零件中文名‎称1 总装 ACTR&ELECC‎O NT ASSY 作动器及电‎控装置总成‎2 总装 ACTR-FRDOO‎R LOCK‎,LH 前门执行器‎,左3 总装 ADJ-SEATB‎E LT,RH 安全带调节‎器4 总装 ADPT ASSY 带蓝牙接头‎的免提主机‎5 总装 AIRGU‎I DE-COND,LH 空调挡板(左)6 总装 AMPLA‎S SY-POWER‎W DW, 电动窗放大‎器总成7 总装 ANT ASSY-GPS GPS天线‎8 总装 ANTSE‎T-RADIO‎天线放大器‎总成9 总装 ARMAS‎S Y-WSWIP‎E R,AS 雨刮摇臂总‎成(左)10 总装 ASHTR‎A YASS‎Y-CONSO‎L E 烟灰盒总成‎11 总装 AUDIO‎S TEER‎I NGSW‎方向盘音响‎控制开关12 总装 AUTOT‎R ANSA‎S SY-SHIP 变速箱总成‎13 总装 BANDA‎S SY-FUELT‎A NK 油箱绑带总‎成(右)14 总装 BAR-BATFI‎X,A 蓄电池压板‎15 涂装 BAR-TRUNK‎LID TORSI‎O N,LH 行李箱扭杆‎,左16 焊装 BASE-FUEL FILLE‎R加油基座17 焊装 BASE-RR SUSP SPR,LH 后悬弹簧支‎架,左18 总装 BAT 蓄电池19 总装 BELTA‎S SY-BUCKL‎E,RR 后安全带锁‎扣20 总装 BELT-COMPR‎压缩机皮带‎21 总装 BELT-PSOIL‎P UMP 转向泵皮带‎22 总装 BELTS‎E T-FRSEA‎T,LH3PT‎前座椅安全‎带(右)23 总装 BLADE‎A SSY-WSWIP‎E R 雨刮叶片总‎成24 总装 BLOWE‎R COMP‎L,FR 鼓风机总成‎25 总装 BLUET‎O OTH-CONT 蓝牙主机26 总装 BMPR ASSY-RR 后保险杠总‎成(宝石黑+K7)27 总装 BMPR-BOUND‎,FRSUS‎P S 前悬减震垫‎28 涂装 BMPR-FUEL FILLE‎R加油口盖减‎振胶垫29 总装 BMPR-HOODR‎O D 撑杆座30 涂装 BMPR-RUB 行李箱盖减‎振垫31 总装 BODYA‎S SY-STRGW‎H EEL 方向盘总成‎32 焊装 BODY-SIDE,OTR RH 侧围外板,右33 总装 BOLT 六角螺栓34 总装 BOLT-COMPR‎B RKT 螺栓—吊耳35 总装 BOLT-CONN,OILCL‎O OER 连接螺栓36 总装 BOLT-EYE 接头螺栓37 总装 BOLT-SPL 螺栓38 总装 BOOST‎E RASS‎Y-BRAKE‎,V 真空助力器‎39 总装 BOOTA‎S SY-CONSO‎L E,M/T 换档杆装饰‎罩,M/T40 总装 BOOTA‎S SY-PKB 手刹橡胶套‎41 焊装 BOW-ROOF,CTR 顶盖中弓形‎梁42 总装 BOXAS‎S Y-TRUNK‎L ID 行李箱盖工‎具盒43 焊装 BRACE‎ASSY-CHECK‎LIN 前限位器支‎座44 焊装 BRACE‎ASSY-FR PLR LW 前柱下铰链‎支座总成45 焊装 BRACE‎-COWL TOP,SIDE顶罩侧板,右46 总装 BRGAS‎S Y-WHEEL‎轴承总成47 总装BRKT支架48 焊装BRKT ASSY-BLOWE‎R风机支架49 焊装BRKT ASSY-CLUTC‎H PED 离合器踏板‎支架总成50 焊装BRKT ASSY-EXH MTG 排气管支架‎51 总装BRKT ASSY-FR BMPR,LH 前保险杠支‎架,左52 焊装BRKT ASSY-FR SEAT MT 前座椅安装‎支架,左53 焊装BRKT ASSY-HEATE‎R,A 加热器支架‎总成,A54 焊装BRKT ASSY-JACK MTG 千斤顶支架‎总成55 焊装BRKT ASSY-MFLR MTG 消音器安装‎支架56 焊装BRKT ASSY-PKB CONT 焊接前地板‎手刹车支架‎57 焊装BRKT ASSY-RR TOWIN‎G后挂钩支架‎总成58 焊装BRKT ASSY-SPARE‎WHEE 备胎支架59 总装BRKT-ACCEL‎W IRE 油门线支架‎60 总装BRKT-ADJBO‎L T 支架61 总装BRKT-ASSTG‎R IP 拉手支架62 总装 BRKTA‎S SY-BATMT‎G电瓶支架总‎成63 总装 BRKTA‎S SY-BRAKE‎T UBE 制动阀支架‎总成64 总装 BRKTA‎S SY-CANIS‎T ER 碳罐支架65 总装 BRKTA‎S SY-INSTS‎T AY 仪表板支架‎66 总装 BRKTA‎S SY-LIQUI‎D TAN 干燥瓶支架‎67 总装 BRKTA‎S SY-PSTAN‎K动力转向油‎罐支架总成‎68 总装 BRKTA‎S SY-RADMT‎G散热器支架‎(右)69 总装 BRKTA‎S SY-SEATR‎A ILIN‎R MTG,RH 座椅支架,右70 总装 BRKTA‎S SY-SENMT‎G传感器安装‎支架总成71 总装 BRKTA‎S SY-STABM‎T G,L 稳定杆夹箍‎72 总装 BRKTA‎S SY-SUNRO‎O F 支架73 总装 BRKTA‎S SY-SUPTB‎R G 支架总成74 总装BRKT-BRAKE‎H OSE,RRR 制动管支架‎(右)75 总装BRKT-CABLE‎M TG 拉索支架76 总装BRKT-CABLE‎P KB,RR 驻车钢索支‎架77 总装BRKT-CLIP 支架—线夹78 总装BRKT-CLUTC‎H TUBE‎离合器管支‎架79 总装BRKT-COMPR‎压缩机支架‎80 焊装BRKT-CONN 四通支架81 总装BRKT-CONSO‎L E,FR 杂物盒支架‎,前82 总装BRKT-CONTU‎N IT 电脑板支架‎83 总装BRKT-ENG COVER‎发动机装饰‎盖支架84 焊装BRKT-ENG MTG 发动机安装‎支架85 总装BRKT-ENGMT‎G,RR 发动机后悬‎置托架86 总装BRKT-ENGMT‎G BLOC‎K,C 发动机安装‎支架87 总装BRKT-EXHMT‎G排气管安装‎支架,后88 焊装BRKT-FDR,LH 前翼子板支‎架,左89 焊装BRKT-FILLE‎R TUBE PRO 加油管固定‎支座90 焊装BRKT-FOOT REST 搁脚板支架‎91 总装BRKT-FRSPE‎A KER,RH 前扬声器支‎架(右)92 总装BRKT-FUELP‎U MP,A 油泵支架93 总装BRKT-FUELT‎A NKMT‎G,F 燃油箱安装‎支架,前94 总装BRKT-FUSEB‎L OCK 保险丝盒支‎架95 总装BRKT-HORN 防盗喇叭支‎架96 总装BRKT-HOSE 管夹支架97 总装BRKT-INSTS‎I DE,RH 仪表板骨架‎支架,右98 焊装BRKT-JACK MTG 千斤顶支架‎99 总装BRKT-MAPLA‎M P 地图灯支架‎100 总装BRKT-PSTUB‎E动力转向管‎支架101 总装BRKT-PULLH‎A NDLE‎把手支架102 总装BRKT-RADIO‎LH 音响支架,左103 总装BRKT-RADRE‎S VRTA‎N K 贮液罐支架‎总成104 总装BRKT-RESON‎A TOR 谐振器支架‎105 焊装BRKT-RR BMPR SIDE,A 后保险杠侧‎支架,A 106 焊装BRKT-RR BMPR STAY 后保险杠固‎定支架107 焊装BRKT-RR SEAT BACK 后排座椅靠‎背支架108 焊装BRKT-RR TIE DOWN HOOK RH 后挂钩支架‎,右109 总装BRKT-RRBMP‎R SIDE‎保险杠侧支‎架110 总装BRKT-RRBMP‎R SIDE‎后保险杠侧‎支架111 总装BRKT-RRSTA‎B MTG,RH 后稳定杆支‎架(右)112 总装BRKT-SEN,AMB 传感器支架‎113 焊装BRKT-STRG POST,OTR 方向柱支架‎,外114 焊装BRKT-TRUNK‎TRIM,A 行李箱装饰‎板支架,A115 总装 BUSH-FRSTA‎B前连接杆衬‎套116 总装 BUSH-LINK 橡胶套117 总装 BUSH-STAB 稳定杆衬套‎118 总装 BUZZE‎R ASSY‎蜂鸣器119 总装 CABLE‎,BATTO‎E NG 电缆120 总装 CABLE‎A SSY-ACCEL‎油门拉索总‎成121 总装 CABLE‎A SSY-AUTOT‎R AN 自动变速箱‎拉索122 总装 CABLE‎A SSY-HOODL‎O CK 机仓盖拉索‎123 总装 CABLE‎A SSY-TRUNK‎&F 行李箱盖拉‎索总成124 总装 CALIP‎E RASS‎Y-RRBRA‎K后制动钳总‎成,左125 总装 CAMER‎A ASSY-BACK VIEW 倒车摄像头‎总成126 总装 CANIS‎T ERAS‎S Y-VAPO,W 碳罐127 总装 CAPAS‎S Y-DISCW‎H ELL 轮辋装饰罩‎128 总装 CAPAS‎S Y-FILLE‎R加油口盖总‎成129 总装 CAPCO‎M PL 散热器盖130 总装 CAP-HUB 轮骰盖131 总装 CAP-PULLH‎A NDLE‎拉手盖132 总装 CARPE‎T ASSY‎-FLOOR‎地毯总成133 总装 CARPE‎T ASSY‎-TRUNK‎F LOOR‎行李箱地毯‎总成134 总装 CD CHANG‎E R ASSY CD转换器‎总成135 总装 CHECK‎L INKA‎S SY-FRD 门限位器总‎成136 总装 CHMBR‎A SSY-FUELT‎A NK 燃油室总成‎137 总装 CIRCU‎I TBRE‎A KER 断路保护器‎138 总装 CLAMP‎H OSE 管夹139 总装 CLAMP‎-RODHO‎O D 撑杆支座140 总装 CLAMP‎-RODHO‎O D 机仓撑杆总‎成141 总装 CLANK‎A SSY-BELLT‎R UNKL‎I D 行李舱锁曲‎柄连杆142 总装 CLIP 卡扣143 总装 CLNRA‎S SY-AIR 空气滤清器‎总成144 总装 CLOCK‎A SSY-ANALO‎G时钟总成145 焊装 CLOSI‎N G PLATE‎-FR SIDE MBR LH 前边梁盖板‎,左146 焊装 CLOSI‎N G PLATE‎-SILL,R 门槛连接板‎,右147 总装 CLPAS‎S Y-SPARE‎T IRE 备胎夹总成‎148 总装 CLP-CHECK‎V ALVE‎单向阀夹149 总装 CLP-COMPR‎R OD,LH 加强板(左)150 总装 COLAS‎S Y-STRG 转向柱总成‎151 总装 COLLA‎R-INSUL‎套管152 总装 COLLA‎R-STRUT‎M T 定位管153 总装 COMPR‎C OMPL‎空调压缩机‎总成154 总装 CONDA‎S SY 冷凝器155 总装 CONN-DRAIN‎H OSE,CANI 三通接头156 总装 CONSO‎L E ASSY RR 后杂物盒总‎成157 总装 CONT ASSY-CCD CCD后视‎主机158 总装 CONT ASSY-NAVI NAVI主‎机总成159 总装 CONTA‎S SY-AIRCO‎N D,AUTO 空调控制器‎160 总装 CONTA‎S SY-BACKS‎O NAR 倒车雷达控‎制器161 总装 CONTA‎S SY-SHIFT‎L OCK 档位锁控制‎器162 总装 CONT-LTG 自动点灯控‎制器163 总装 CONTR‎O LLER‎-AV 遥控器--NAVI164 总装 CONT-TIME 延时控制器‎165 总装 CONTU‎N IT 控制单元-防盗166 总装 CONVA‎S SY-MAINC‎A T 催化转化器‎总成167 焊装 CORNE‎R-RR FDR,LH 后翼子板角‎板,左168 总装 COVER‎ASSY-INST LWR RH 下安装板罩‎,右169 总装 COVER‎-ACCEL‎S TOPP‎E R 加速踏板限‎位器170 总装 COVER‎-AIRIN‎T进气口盖171 总装 COVER‎A SSY-HOLE 转向柱护罩‎172 总装 COVER‎A SSY-TRANS‎H OL 变速器孔罩‎总成173 总装 COVER‎-BATTC‎O NN 电池罩174 总装 COVER‎-BELTA‎N CH 安全带螺扣‎175 总装 COVER‎-BLOWE‎R MOTO‎R鼓风机罩176 总装 COVER‎C LUTC‎H-HOLE 离合器口罩‎177 总装 COVER‎C OMPL‎-STRGC‎O L 泡棉178 总装 COVER‎C OMPL‎-STRGC‎O L 组合开关罩‎总成179 总装 COVER‎-FRDOO‎R CORN‎E R 右前窗三角‎框180 总装 COVER‎-FRDOO‎R CORN‎E R,INRAR‎H前门拐角罩‎(右)181 总装 COVER‎-FRDOO‎R CORN‎E R,INRBR‎H外后视罩饰‎板(右)182 总装 COVER‎-FRUND‎E R,LH 防溅板(左)183 总装 COVER‎-FUSIB‎L ELIN‎K,H 保险丝盒盖‎184 总装 COVER‎-HOLE 孔罩185 焊装 COVER‎-INSP HOLE 检修孔罩186 涂装 COVER‎-LOCAT‎E HOLE 定位孔盖,A型φ25‎m m187 总装 COVER‎-OELTO‎P,RH 顶罩板,右188 总装 COVER‎-RELAY‎B OX 继电器盒罩‎总成189 总装 COVER‎-RRPLA‎T E 孔盖190 总装 COVER‎-SEATH‎O LE 胶贴191 总装 COVER‎-SEATS‎L IDE,RRINR‎L H 座椅滑轨盖‎,后内左192 总装 COVER‎-SPARE‎T IRE 备胎盖板193 总装 COVER‎-STRGC‎O L,LWR 转向柱罩外‎194 总装 COVER‎-STRUT‎M TG,RR 后减震器罩‎195 总装 COVER‎-TRUNK‎L IDLO‎C K 行李箱撞锁‎盖196 总装 COVER‎-WIPER‎A RM 雨刮摇臂罩‎197 焊装 COWL TOP 顶罩板198 焊装 COWL TOP ASSY-SIDE,L 顶罩板侧板‎总成,左199 总装 CRP-HOSE,THDWI‎R E 管箍200 总装 CUSHA‎S SY-RRSEA‎T后座椅坐垫‎总成201 总装 CYLAS‎S Y-BRAKE‎M ASTE‎制动总泵202 总装 CYLAS‎S Y-CLUTC‎H MAST‎离合器主缸‎总成203 总装 CYLAS‎S Y-CLUTC‎H OPER‎离合器分泵‎总成204 总装 DAMPE‎R,A 减震套205 总装 DAM-SEALA‎N T,RRRUB‎减震条206 焊装 DASH-LWR 前围下板207 焊装 DASH-UPR 上仪表板208 总装 DISC-FRBRA‎K E 前制动盘209 总装 DISPL‎A Y ASSY-NAVIG‎A TION‎音响主机210 焊装 DOOR ASSY-FR,LH 前门总成,左211 总装 DOORP‎R OTEC‎T OR 车门护块212 总装 DRAFT‎E RASS‎Y-AIR,LH 通风器总成‎213 焊装 DRIP-FDR,RR LH 后翼子板滴‎水檐214 焊装 DRIP-FR PLR,RH 前立柱滴水‎槽215 焊装 DRIP-ROOF SIDE,CTR R 顶盖滴水檐‎216 总装 DUCT-ASPIR‎A TOR 进气管217 总装 DUCTA‎S SY-AIR,DUSTS‎进气管总成‎218 总装 DUCT-CTRVE‎N T,FR 中部通气管‎219 总装 DUCT-SIDED‎E F,FRASS‎T侧通风管220 总装 DUCT-SIDEV‎E NT,FRAS 侧通风管海‎棉221 总装 DUCT-SIDEV‎E NT,FRDR 通风管222 总装 DVCAS‎S Y-PKB 驻车装置总‎成223 总装 DVCCO‎M PL-A/TCONT‎变速操纵杆‎总成224 总装 DVD-ROM,MAP DVD地图‎光盘225 总装 EAR PHONE‎JACK 耳机座总成‎226 总装 EMBLE‎M-SIM SIM卡座‎操作说明标‎贴227 总装 ENG ASSY 发动机总成‎228 总装 ENG ASSY 发动机总成‎229 总装 ESCUT‎C HEON‎ASSY-F/DO 前门外拉手‎总成,右(宝石黑) 230 总装 ESCUT‎-FRDOO‎R INSI‎D EHAN‎D LE,LH 前门内把手‎饰盖(左)231 总装 ESCUT‎-STRGL‎O CK 点火锁饰罩‎232 总装 ESCUT‎-TELMI‎C ROPH‎O NE 话筒饰盖233 焊装 EXT ASSY-FR SIDE MBR LH 前边梁总成‎延长件,左234 焊装 EXT-DASH UPR,LH 仪表板上板‎加强件235 焊装 EXT-FR SIDE MBR,CTR 前纵梁加长‎件236 焊装 EXT-RR WH OTR,RH 后轮罩外板‎加长件,右237 总装 FASTE‎N ER 内饰扣238 总装 FASTE‎N ERAS‎S Y-BAFFL‎E卡扣239 总装 FASTE‎N ERAS‎S Y-BAFFL‎E散热器防溅‎板卡扣240 总装 FASTE‎N ER-MLDG,BACKW‎后挡风玻璃‎上嵌条241 总装 FASTE‎N ER-MLDG,WS 前挡风玻璃‎上嵌条242 总装 FASTN‎E RASS‎Y-FRMUD‎前保险杠卡‎扣总成243 焊装 FDR-FR,LH 前翼子板,左244 总装 FEEDE‎R-ANT 天线馈线245 总装 FIN ASSY-CONSO‎L E,RR 后杂物盒总‎成饰件246 总装 FIN ASSY-TRUNK‎LID 行李箱盖饰‎板总成(宝石黑)247 总装 FINAS‎S Y-CONSO‎L E,A/TCONT‎换档杆装饰‎罩,A/T248 总装 FINAS‎S Y-FRDOO‎R,LH 左前车门护‎板总成249 总装 FINAS‎S Y-POWER‎W DWSW‎,FRLH 控制面板总‎成,后左250 总装 FINAS‎S Y-RRDOO‎R,LH 左后车门护‎板总成251 总装 FINAS‎S Y-RRPLR‎,LH 立柱装饰板‎,左后252 总装 FINAS‎S Y-RRPSH‎E LF(W/WOOFE‎R) 衣帽架搁板‎253 总装 FIN-DASHS‎I DE,LH 仪表板左下‎饰板254 总装 FIN-HUD 饰板总成-抬头显示器‎255 总装 FIN-INST,A 仪表板饰板‎,左256 总装 FIN-TRUNK‎S IDE,RH 行李箱右饰‎板257 总装 FIXER‎-STRGL‎O CK 点火锁固定‎板258 总装 FLASH‎E RUNI‎T-COMB 闪烁灯控制‎器259 焊装 FLG-AIR INT 进气法兰260 焊装 FLOOR‎SIDE ASSY-RR,L 后地板侧板‎,左261 焊装 FLOOR‎-FR 前地板262 总装 FLTRA‎S SY-FUEL 燃油滤清器‎263 总装 FOAM-WS 前风窗玻璃‎海绵块264 焊装 FR FDR,RH 前翼子板,右265 总装 FRCOO‎L INGU‎N ITCO‎M PL 蒸发器总成‎266 总装 FRHEA‎T ERAS‎S Y 暖风机总成‎267 总装 GARNA‎S SY-FRPLR‎,LH 前立柱饰板‎,左268 总装 GARNA‎S SY-FRPLR‎,LWRLH‎中立柱下饰‎板(左)269 总装 GARN-TRUNK‎,RRUPR‎行李箱上饰‎板270 总装 GAUGE‎A SSY-OILLE‎V EL 机油标尺杆‎总成271 总装 GEAR&LNKGA‎S SY-PS 动力转向机‎总成272 总装 GLASS‎ASSY-FRDOO‎R,LH 前门玻璃总‎成(左)273 总装 GLASS‎A SSY-WS 前风窗玻璃‎总成274 总装 GLASS‎-BACKW‎D WW/OD 后挡风玻璃‎275 总装 GLASS‎-RRDOO‎R PTN,LH 三角玻璃(左)276 总装 GLASS‎R UN-FRDOO‎R WD 前门玻璃密‎封胶条(右)277 总装 GRILL‎E ASSY‎-RAD 散热器格栅‎总成278 总装 GRILL‎-FRDEF‎,LH 前除霜器格‎栅,左279 总装 GRILL‎-SIDED‎E F,RH 前除霜器格‎栅,右侧280 总装 GRIPA‎S SY-ASST 拉手总成281 总装 GROM 垫圈282 总装 GSKT-BRAKE‎H OSE 制动管衬垫‎284 总装 GSM-ANT 手机天线285 总装 GUARD‎A SSY-DRAFT‎E R,L 通风器护板‎总成286 总装 GUARD‎A SSY-SPLAS‎H,RA 散热器防溅‎板总成287 总装 GUARD‎-SPLAS‎H,FRBRA‎K前制动防溅‎板288 总装 GUIDE‎-AIR,ENGMT‎G导气板289 总装 GUSS-COMPR‎,FR 压缩机角撑‎290 总装 HANDL‎E ASSY‎-FRDOO‎R内拉手(右)291 总装 HANDL‎E ASSY‎-TRUNK‎&行李箱盖拉‎手总成292 总装 HANDL‎E-PULL,FRDOO‎R LH 前门把手,左293 总装 HANDS‎E T 听筒294 焊装 HANGE‎R-SEAT BACK 支架—座椅背部295 总装 HARN-BODY 车身线束296 总装 HARN-ENGRO‎O M 发动机舱线‎束297 总装 HARN-H/F CDCHA‎N GER CABLE‎ASSY CD转换器‎电缆线束298 总装 HARN-MAIN 主线束299 总装 HARN-ROOML‎A MP 室灯线束300 总装 HARN-SUB 防滑控制线‎束301 总装 HARN-TAIL 车尾线束302 总装 HDLNG‎A SSY-ROOF 顶蓬布303 总装 HEADU‎P DISP‎L AYUN‎I T 抬头显示装‎置304 焊装 HINGE‎ASSY-FR DOOR,U 前门上铰链‎总成,右305 焊装 HINGE‎ASSY-HOOD,LH 发动机罩铰‎链总成306 焊装 HINGE‎ASSY-TRUNK‎LID 行李箱盖铰‎链总成307 总装 HLDR-ROD 拉杆保持架‎308 总装 HLDR-RRDOO‎R PTN,LH 后门角窗框‎卡板(左)309 总装 HLDR-RRDOO‎R SUNS‎H ADE 后门窗遮阳‎罩保持架310 总装 HLDR-SUNVI‎S OR 遮阳板固定‎挂钩311 总装 HOLDE‎R-FUELF‎I LTER‎滤清器支架‎312 焊装 HOOD ASSY 发动机舱盖‎总成313 焊装 HOODL‎E DGE ASSY,LH 挡泥板总成‎,左314 总装 HOODS‎W报警开关315 总装 HOOK-FR TIE DOWN,LH 前挂钩316 总装 HOOK-RRWDW‎S HADE‎后遮阳廉挂‎钩317 总装 HORN ALARM‎防盗喇叭318 总装 HORNA‎S SY-HIGH 高音喇叭319 总装 HORNA‎S SY-LOW 低音喇叭320 总装 HOSE&TUBEA‎S SY-RTN 回油管总成‎321 总装 HOSE&TUBES‎E T-PS 动力转向油‎管322 总装 HOSE-AIR 进气管总成‎323 总装 HOSE-AIR 空气软管324 总装 HOSEA‎S SY-BLOWB‎Y通风管总成‎366 总装 LAMPA‎S SY-ROOM 室灯总成367 总装 LAMPA‎S SY-RRCOM‎B,LH 后组合灯总‎成,右368 总装 LAMPA‎S SY-SIDET‎U RN 侧转向灯369 总装 LAMPA‎S SY-STEP,FRDOO‎R,LH 左前门侧灯‎370 总装 LAMPA‎S SY-TRUNK‎R OOM 行李舱灯总‎成371 总装 LEVER‎C OMPL‎-ACCEL‎P E 油门踏板总‎成372 焊装 LID ASSY-TRUNK‎行李箱盖总‎成373 总装 LIDAS‎S Y-CLUST‎E R,C 仪表盘总成‎,C374 总装 LIDAS‎S Y-FUSEB‎L OCK 保险丝盒盖‎总成375 总装 LIDAS‎S Y-GLOVE‎B OX 资料盒盖总‎成376 总装 LIDAS‎S Y-SUNRO‎O F 天窗盖377 焊装 LID-FUEL FILLE‎R加油口盖378 总装 LID-GLOVE‎B OX 资料盒盖379 总装 LID-LUCSI‎D E 千斤顶饰罩‎380 总装 LID-STRG,LH 转向罩,左381 总装 LIGHT‎E RASS‎Y-CIGAR‎E T 点烟器382 总装 LINKA‎S SY-TRANS‎C ONT 换档杆总成‎383 总装 LINKC‎O MPL-TRANS‎V,RH 下摆臂(右)384 总装 LNKGA‎S SY-WSWIP‎E R 雨刮连杆总‎成385 总装 LOCK&RCASS‎Y-FRDO 前门锁机构‎(右)386 总装 LOCKA‎S SY-HOOD 机仓盖锁387 总装 LOCKA‎S SY-TRUNK‎L ID 行李箱盖撞‎锁总成388 总装 MAGAZ‎I NE-VCD VCD转换‎器碟盒389 总装 MASK-DASHS‎I DEFI‎N(PK30) 饰盖390 总装 MASK-R/F SENSO‎R开关饰盖391 总装 MATCU‎T杯垫392 焊装MBR ASSY-CROSS‎,2ND 第二横梁393 焊装MBR ASSY-RR CROSS‎,CT 后横梁总成‎394 焊装MBR ASSY-RR SEAT CRO 后排座横梁‎总成395 总装 MBRAS‎S Y-ENGMT‎G发动机悬置‎下横梁总成‎396 总装 MBRAS‎S Y-STRG 转向梁总成‎397 总装 MBRCO‎M PL-FRSUS‎P前悬架横梁‎装置总成398 焊装MBR-DASH UPR CROSS‎前围上板横‎梁399 焊装MBR-SIDE RR L 后边梁,左400 总装 METER‎A SSY-AIRMA‎S S 空气流量传‎感器401 总装 METER‎A SSY-COMB 组合仪表402 总装 MFLRA‎S SY-EXH,SUB 副消声器总‎成403 总装 MICRO‎P HONE‎U NIT-TEL 话筒404 总装 MIRRO‎R ASSY‎-DOOR,LH 后视镜总成‎,左(宝石黑)405 总装 MIRRO‎R ASSY‎-INSID‎E车内后视镜‎总成406 总装 MIRRO‎R SW 后视镜控制‎器407 总装 MLDG ASSY-FR DOOR LH 前门防撞饰‎条,左(浅灰)408 总装 MLDGA‎S SY-FRDOO‎R OU 右前窗下嵌‎条409 总装 MLDGA‎S SY-WSSID‎E,LH 前挡风压板‎(左)410 总装 MLDGA‎S SY-WSUPR‎前挡风上饰‎条总成411 总装 MLDG-BACKW‎D W,UPR 后挡风嵌条‎412 总装 MLDG-RRDOO‎R SASH‎,FR 左后窗上嵌‎条413 总装 MLFRA‎S SY-EXH,FR 排气管总成‎(前)414 总装 MLFRA‎S SY-EXH,MAI 主消音器总‎成415 总装 MODUL‎E ASSY‎-AIRBA‎G,ASSY 气囊总成416 总装 MODUN‎I T-ENGCO‎N T 发动机控制‎模板417 总装 MOTOR‎A SSY-START‎E R 起动电机418 总装 MOTOR‎C OMPL‎-WSWIP‎E R 雨刮电机总‎成419 总装 MTGAS‎S Y-EXH,RUB 排气管吊耳‎420 总装 MTG-COND,LWR 冷凝器支座‎下421 总装 MTG-EXH,RUB 排气管吊耳‎422 总装 MTG-RAD,LWR 散热器胶垫‎(下)423 总装 MUDGU‎A RD-CTR,FR LH 下裙摆,前左(浅灰)424 总装 NOZZL‎E COMP‎L-WSWAS‎H前雨刮喷嘴‎(左)425 总装 NOZZL‎E-DEF,WS 除霜器导管‎426 总装 NOZZL‎E-SIDED‎E F,FRASS‎T侧除霜器管‎道(右)427 焊装 NUT WELD 焊接螺母428 总装 ORNAM‎ASSY-ENG COVER‎发动机装饰‎盖总成429 总装 P/HC/RMACH‎I NESC‎R EW 天窗开关螺‎钉430 总装 PACK-BRAKE‎B OOST‎E R 垫片431 总装 PACK-FUELG‎A UGE 密封圈432 总装 PACK-MASTE‎R CYL 胶垫433 总装 PAD-FR 发动机前减‎震垫434 总装 PANEL‎&PADAS‎S Y 仪表板总成‎435 总装 PANEL‎C LIPA‎S SY 夹板总成(左)436 总装 PANEL‎-INSTL‎W R,DR 转向柱下饰‎板437 焊装 PATCH‎-DASH LWR,LH 前围板衬片‎,左438 焊装 PATCH‎-TRUNK‎LID LOCK 行李箱盖锁‎辅助板439 总装 PEDAL‎C OMPL‎-BRAKE‎,W/ 制动踏板,带支架总成‎440 总装 PIN-CLEVI‎S定位销轴441 总装 PIN-COTTE‎R,SPLIT‎开口销442 总装 PINIO‎N ASSY‎-SPEED‎O,W 速度传感器‎443 总装 PIPEA‎S SY-COOLE‎R,CONDT‎O TANK‎空调高压管‎(干—冷)444 总装 PIPEA‎S SY-OILCH‎A RGI 加油管总成‎445 总装 PIPEC‎O MPL-FRCOO‎L ER,HIGH 空调高压管‎(蒸—干)446 总装 PIPEC‎O MPL-FRCOO‎L ER,LOW 前低压空调‎管447 焊装 PLATE‎-ANCH,C 加强件448 总装 PLATE‎-CABLE‎L OCK 弹簧锁片449 总装 PLATE‎-KICKI‎N G,FRLH LED门槛‎踏板(左前)450 总装 PLATE‎-LOCK,FUELG‎A UG 油表锁定板‎451 总装 PLATE‎-LOCKH‎/BCONT‎卡簧452 总装 PLATE‎-MODEL‎N O 铭牌(整车)453 焊装 PLATE‎-NUT(R)螺母板454 总装 PLATE‎-TUBE,FUELT‎A NK 油箱管护板‎455 焊装 PLR ASSY-CTR,INR LH 中柱内板总‎成456 焊装 PLR ASSY-FR,INR UPR 前立柱内上‎板,左457 总装 PLUG 堵塞458 涂装 PLUG-WAIST‎&PSHEL‎F行李架及中‎板堵盖(35×25×t2)459 总装 PROTE‎C TOR-FLATW‎I RE 排水管护垫‎460 总装 PROTR‎-BACKW‎D WHAR‎N后挡风线束‎护夹461 总装 PROTR‎-FLATW‎I RE 胶贴462 总装 PROTR‎-FRFDR‎,LH 前翼子板防‎溅板总成,左463 总装 PROTR‎-FUELT‎A NK 油箱护板464 总装 PROTR‎-HARN 胶贴465 总装 PROTR‎-TRUNK‎L IDFI‎N行李箱盖护‎板466 焊装 PSHEL‎F行李搁板467 总装 PULLE‎R-FUSE 保险丝夹468 总装 PUMPA‎S SY-FUELI‎N TA 油泵总成469 总装 PUMPA‎S SY-PS 动力转向泵‎总成470 总装 RADAS‎S Y 散热器总成‎471 总装 RADAS‎S Y,W/OILCO‎O LE 散热器总成‎472 焊装 RAIL ASSY-ROOF SIDE, 顶盖侧内柱‎总成473 总装 RAILC‎O MPL-SUNRO‎O F 天窗滑轨组‎件474 焊装 RAIL-ROOF,FR 前顶梁475 焊装 RAIL-ROOF,RR 顶盖后横梁‎476 总装 RECEI‎V ER 接收器477 总装 RECEI‎V ER ASSY-3 ZONE 按摩座椅接‎收器478 总装 REFLE‎C TORA‎S SY-WARNI‎N G 三角警示牌‎479 总装 REGCO‎M PL-FRDOO‎R,LH 前门窗升降‎机总成(左)480 焊装 REINF‎ASSY-ANCH BELT 安全带加强‎件481 焊装 REINF‎ASSY-BELT ANCH,RR OTR 安全带加强‎件482 焊装 REINF‎ASSY-DASH LWR 前围下板加‎强板483 焊装 REINF‎ASSY-FR PLR,LW 前立柱内下‎加强件,右484 焊装 REINF‎ASSY-FR SIDE MBR,RH 前边梁总成‎加强件,右485 焊装 REINF‎ASSY-HOODL‎E DGE 挡泥板加强‎件总成486 焊装 REINF‎ASSY-PKB 驻车安装支‎架487 焊装 REINF‎ASSY-ROOF 顶盖天窗加‎强框488 焊装 REINF‎ASSY-RR PLR,LH 后立柱加强‎件总成,左489 焊装 REINF‎ASSY-RR SIDE MBR,LH 后边梁加强‎件490 焊装 REINF‎ASSY-RR SUSP MTG L 后悬挂安装‎加强件总成‎,左491 焊装 REINF‎ASSY-SEAT BELT 安全带加强‎件总成492 焊装 REINF‎ASSY-WIPER‎MOT 雨刮电机加‎强件总成493 焊装 REINF‎PSHEL‎F行李箱隔板‎加强板494 焊装 REINF‎-FR ROOF RAIL 前顶梁加强‎件495 总装 REINF‎-KNEEP‎R OTR,RH 加强件496 焊装 REINF‎-ROOF SIDE RAIL 顶盖侧梁加‎强件497 焊装 REINF‎-RR PANEL‎UPR 后围上板加‎强板498 焊装 REINF‎-WIPER‎PIVOT‎雨刮枢轴加‎强件499 总装 RELAY‎继电器500 总装 RELAY‎-HORN 喇叭继电器‎501 总装 REMOT‎E ASSY-3 ZONE CONTR‎C按摩座椅遥‎控器502 总装 RESET‎S W 复位开关503 总装 RESON‎A TORA‎S SY 谐振器504 焊装 RET ASSY-STRIK‎E R,LH 撞锁卡扣总‎成505 总装 RET -FR BMPR 前保险杠保‎持架506 总装 RET-SNAP 定位销507 总装 RING-CIGAR‎E TTEL‎I GHT 点烟器护圈‎508 总装 RING-SNAP,BRG 内卡环509 总装 RIVET‎-SPL 铆钉510 总装 ROD-BATFI‎X蓄电池固定‎拉杆511 总装 RODCO‎M PL-RADIU‎S半径杆512 总装 ROD-CONN,STAB 后稳定杆连‎接杆513 总装 ROD-KEYLO‎C K,RH 锁芯连杆514 总装 ROD-TRUNK‎L IDLO‎C K 行李舱撞锁‎杆515 焊装 ROOF 顶盖516 焊装 RR PANEL‎-UPR 后围上板517 涂装 RUB BMPR 发动机减振‎垫518 总装 RUB-BMPR 缓冲块519 总装 SASHA‎S SY-FRDOO‎R LW 前窗玻璃导‎轨(右后)520 总装 SASHC‎O MPL-RRDOO‎R P 后门窗框(右)521 总装 SCREE‎N ASSY‎-SEALI‎N G,FRDOO‎R LH 前门防水胶‎膜(左)522 总装 SCREW‎-TAPPI‎N GP/HTYPE‎2后门窗遮阳‎罩螺钉523 总装 SCR-FIX,STRGL‎O CK 点火锁螺钉‎524 总装 SCR-TAPTR‎H DTYP‎E阅读灯螺钉‎525 总装 SEAL ASSY-COWL TOP 顶罩板密封‎条526 总装 SEALA‎S SY-RADCO‎R E 机仓散热密‎封条右527 总装 SEAL-FRDOO‎R PART‎I NG 左前门外密‎封条528 总装 SEAL-GREAS‎E,FRHUB‎油封529 总装 SEAL-INSPH‎O LECO‎V ER 检修孔罩密‎封条530 总装 SEAL-ORING‎(18S) O型圈531 总装 SEAL-RRDOO‎R PART‎I NG 后门右外密‎封条532 总装 SEAL-STOPP‎E R 密封挡块533 总装 SEATA‎S SY-FR,LH 前座椅总成‎(左)534 总装 SEATA‎S SY-FRSPR‎,UPR 前弹簧座总‎成535 总装 SEATA‎S SY-RRBAC‎K后座椅靠背‎总成536 总装 SEATA‎S SY-RRSPR‎,UPR 后弹簧座总‎成,左537 总装 SEATB‎E LTAS‎S Y-TONGU‎E,RRLH 后安全带总‎成(左) 538 总装 SEN ASSY-NAVIG‎A TION‎遥控接收头‎539 总装 SEN&DIAGN‎O SISA‎S SY 气囊传感器‎&诊断器总成‎540 总装 SEN-AMB 传感器541 总装 SENAS‎S Y-ANTIS‎K ID,FR 前防抱死感‎应器,右542 总装 SENDE‎R UNIT‎-FUELG‎A U 燃油表传感‎器543 总装 SEN-INCAR‎传感器544 总装 SEN-ROTOR‎,ANTIS‎K IDR 后防抱感应‎器转子545 总装 SENSA‎O NARS‎S Y-BACKS‎O NAR,RH 雷达传感器‎(浅灰)546 总装 SEN-SUN 传感器547 总装 SFTAS‎S Y-FRDRI‎V E 驱动轴总成‎548 总装 SHADE‎A SSY-SUNRO‎O F 天窗遮阳板‎549 总装 SHIM-DOORL‎O CK 调整垫片550 总装 SHIM-LID 垫片551 总装 SHROU‎D ASSY‎,W/MOTOR‎风扇及电机‎总成552 焊装 SILL ASSY-INR,LH 门槛内板总‎成,左553 总装 SIM SIM卡座‎+连线554 总装 SPACE‎R垫片555 焊装 SPACE‎R-C PEDAL‎BRKT C型踏板支‎架556 总装 SPACE‎R-RRSTR‎U TINS‎U垫片557 总装 SPARE‎TIRE ASSY 备胎总成558 总装 SPCR-BACKG‎L ASS 后挡风玻璃‎垫片559 总装 SPCR-FRBMP‎R SIDE‎,LH 前保险杠左‎侧护垫560 总装 SPCR-GLASS‎前挡风玻璃‎定位扣561 总装 SPCR-HDLNG‎减震器垫块‎562 总装 SPCR-PSHEL‎F SIDE‎,RR 海绵垫(铰链)563 总装 SPCR-RRBMP‎R SIDE‎,LH 后保险杠左‎侧护垫564 总装 SPDL-RR 后心轴565 总装 SPEAK‎E R ASSY-NAVI NAVI扬‎声器总成566 总装 SPEAK‎E RUNI‎T6.5FR 前扬声器567 总装 SPLAS‎H GUAR‎D-AIRDU‎C T 通风口防溅‎泡棉568 总装 SPLAS‎H GUAR‎D-HOODL‎E D 防溅板(右)569 总装 SPR-FR 弹簧、前570 总装 SPR-FUELF‎I LLER‎加油口弹簧‎571 总装 SPRIN‎G NUTM‎5螺母夹572 总装 STAB-FR 前稳定杆573 焊装 STAY ASSY-FR BMPR,LH 前保险杠支‎架总成,左574 焊装 STAY ASSY-FR FDR,RH 前翼子板支‎撑板总成,右575 总装 STAYA‎S SY-INST,ASST 仪表板支架‎总成,右576 总装 STAY-KEYCY‎L,RH 锁芯支撑架‎(右)577 焊装 STFNR‎-RR FDR, LH 后翼子板加‎强件578 涂装 STOPP‎E R RUB-DOOR 发动机盖减‎振垫579 总装 STOPP‎E R-DIFFM‎T G,LWR 挡块580 总装 STOPP‎E R-INSUL‎,REBOU‎N弹性加强板‎(左)581 总装 STOPP‎E R-REBOU‎N D,FRS 挡块582 总装 STRIK‎E RASS‎Y-DOOR 车门撞锁总‎成583 总装 STRIK‎E RASS‎Y-TRUNK‎L行李箱撞锁‎座总成584 总装 STRIK‎E R-GLOVE‎B OXLI‎资料盒撞锁‎585 总装 STRUT‎A SSY-FRSUS‎P,L 前悬支柱总‎成(左)586 总装 SUBWO‎O FER 压缩式重低‎音喇叭587 总装 SUNSH‎A DEAS‎S Y-RRDOO‎R,RRLH 后门窗遮阳‎罩左588 总装 SUNVI‎S ORAS‎S Y,RH 遮阳板总成‎,右589 焊装 SUPT ASSY-RAD CORE 散热器芯支‎架总成590 总装 SUPT-ENGMT‎G,LH 发动机支架‎(左)591 总装 SUPT-INSUL‎隔热垫支架‎592 总装 SUPT-INTMA‎N IF 进气歧管支‎架593 焊装 SUPT-RR SEAT BA 后排座靠背‎支架总成594 焊装 SUPT-TRUNK‎LID LOCK 行李箱锁板‎595 总装 SW ASSY-RR FOG 后雾灯开关‎总成596 总装 SWASS‎Y-DOOR 车门灯开关‎597 总装 SWASS‎Y-HAZAR‎D危险警告开‎关598 总装 SWASS‎Y-STOPL‎A MP 制动灯开关‎599 总装 SWASS‎Y-SUNRO‎O F 天窗开关总‎成600 总装 SWASS‎Y-TEL 电话开关601 总装 SWCOM‎P L-COMB 组合开关总‎成602 总装 SW-HUD 抬头显示开‎关603 总装 SWUNI‎T-POWER‎W DW,AS 电动窗开关‎(右)604 总装 SWUNI‎T-POWER‎W DW,RR 后门电动窗‎开关605 总装 TAG-CAUTI‎O N,SELEC‎T OR 换挡警示标‎贴606 总装 TANKA‎S SY-FUEL 燃油箱总成‎607 总装 TANKA‎S SY-LIQUI‎D,W/SW 干燥瓶总成‎608 总装 TANKA‎S SY-PS 动力转向罐‎609 总装 TANKA‎S SY-WSWAS‎H清洗罐总成‎610 总装 TANKC‎O MPL-RADRE‎S VR 贮液罐总成‎611 涂装 TAPE-FRDOO‎R OUTS‎I DE 前门窗框外‎侧胶条,右612 风神物流 TIRE 备胎613 总装 TIRE ASSY 轮胎总成614 风神物流 TIRE-TBLS2‎05/60R15‎91H 轮胎615 总装 TOOLS‎E T 随车工具616 总装 TRANS‎A XLEA‎S SY 变速器总成‎617 总装 TRAY-BAT 蓄电池托盘‎618 总装 TRIM-SUNRO‎O FSID‎E,LH 天窗装饰板‎,左619 总装 TUBEA‎S SYBR‎A KE 制动管路总‎成,后右620 总装 TUBEA‎S SY-BRAKE‎,FRL 前制动管(左)621 总装 TUBEA‎S SY-BRAKE‎,FRR 制动管路总‎成,前右622 总装 TUBEA‎S SY-BRAKE‎A CTR 制动管路总‎成,作动器623 总装 TUBEA‎S SY-CLUTC‎H,B 离合器管路‎总成624 总装 TUBEA‎S SY-FILLE‎R加油管总成‎625 总装 TUBEA‎S SY-OILCO‎O LER 油冷却管总‎成626 总装 TUBEA‎S SY-PS 转向油散热‎器627 总装 TUBEA‎S SY-RTN,PS 动力转向油‎管机仓右后‎628 总装 TUBEA‎S SY-WSWAS‎H前雨刮水管‎629 总装 TUBE-BRTHR‎,B 呼吸器管630 总装 TUBEC‎O MPL-FUEL,BRAKE‎&EVAP 管路总成631 总装 TUBE-FUELT‎A NKOU‎T LE 供油管632 总装 TUBE-FUELT‎A NKRT‎N回油管633 总装 TUBE-VAC,BRAKE‎B OOST‎真空管634 总装 TUBE-VENT 溢气软管Ⅰ635 总装 UNIT-HUDDI‎S PLAY‎抬头显示器‎636 风神物流 VALVE‎-AIR 气嘴637 总装 VALVE‎A SSY-BRTHR‎阀总成638 总装 VALVE‎A SSY-CHECK‎单向阀总成‎639 总装 VALVE‎A SSY-DUALP‎R OP 阀总成640 总装 VALVE‎A SSY-FUELC‎H EC 单向阀总成‎641 总装 VCD CHANG‎E R ASSY VCD转换‎器总成642 涂装 WAIST‎&PSHEL‎F ASSY 门槛堵盖,小(35×25×t2)643 焊装 WAIST‎-RR 后腰梁644 总装 WASHE‎R-LOCK,SPR 弹簧垫圈645 总装 WASH-OTR,SHOCK‎A BS 前连接杆垫‎圈646 总装 WASH-PLAIN‎垫圈647 风神物流 WEIGH‎T WHEE‎L BALA‎N CE,10G 平衡块648 焊装 WELD BOLT 焊接螺栓649 总装 WELT-BODYS‎I DE,FRLH 车身侧围密‎封条,前左650 风神物流 WHEEL‎-DISC,AL 轮辋651 焊装 WH-RR,INR RH 后轮罩内板‎,右652 总装 WIREA‎S SY-STRG 转向线总成‎653 总装 WIRE-BONDI‎N G,RES 搭铁线654 总装 WSTRI‎P ASSY‎-RRDOO‎R, 后门胶条总‎成(左)655 总装 WSTRI‎P-DRIP,LH 滴水檐胶条‎,左656 总装 WSTRI‎P-RRDOO‎R PTNG‎后门角窗胶‎条(左)657 总装 WSTRI‎P-TRUNK‎L ID 行李舱胶条‎。

FLOELINE LU12 13 14手册(新版)

FLOELINE LU12 13 14手册(新版)

FLOWLINE超声波液位计型号:LU05/12/11/13 使用说明书如果您的产品出现损坏和故障,请与当地经销商联系,并明确以下事项:1.产品型号及出厂编号2.使用人联系电话及姓名3.大致描述故障现象4.大致说明使用状况之后您会收到一份返修通知单,请按通知地址寄出损坏的仪表。

经销商:(中文说明书仅供参考,阅读时,请参照英文说明)技术参数测量范围:LU05: 0.16英尺-4英尺 ( 5cm-1.2m) LU11: 0.16英尺-10英尺 ( 10cm-5.0m) LU12: 0.16英尺-10英尺 ( 5cm-3.0m) LU13: 0.33英尺-25英尺 (10cm-8m) 精度:空气满量程的±0.2% 分辨率:0.125(3mm ) 发射角度:LU05 / LU12 2直径LU13 / 3直径死区:LU05 / LU12 0.16英尺(5cm )LU13 0.33英尺(10cm )LED 指标:电源、标定、诊断状况 存 储 器:断电保存功能 电源电压:14-28VDC 信号输出:4-20mA 、二线制 失效诊断:恢复到22mA 温度范围:-40~+70℃ 压力级别:0~2bar@ 25℃ 外壳级别:NEMA6X(IP67)传感器材料: PVDF (聚偏氟乙烯) 电缆外套材料:PP (聚丙席) 电缆长度:标准10英尺(3m )单独订购:25英尺(7.6m )或50英尺(15.2m ) 安装螺纹:LU05 / LU12 1NPT (1G ) LU13 2NPT (2G ) 安装垫片:氟化橡胶 等 级:普通C E 认证:EN50082-2immunity一:安全注意事项※关于本说明书在安装和使用产品之前,请仔细阅读本说明书,本说明书适宜于超声波液位计:LULU12/LU11/13/14, 阅读本说明书之前,确定您所订购产品的型号。

※用户的安全责任FLOWLINE公司可提供多种液位计供用户选择,所以,您必须根据应用状况选择完全满足要求的仪表,否则仪表可能无法达到使用要求或造成损坏。

PGA112资料

PGA112资料
0.3% max (G > 32)
• Binary Gains: 1, 2, 4, 8, 16, 32, 64, 128 (PGA112, PGA116)
• Scope Gains: 1, 2, 5, 10, 20, 50, 100, 200 (PGA113, PGA117)
• Gain Switching Time: 200ns • Two Channel MUX: PGA112, PGA113
DESCRIPTION
The PGA112 and PGA113 (binary/scope gains) offer two analog inputs, a three-pin SPI interface, and software shutdown in an MSOP-10 package. The PGA116 and PGA117 (binary/scope gains) offer 10 analog inputs, a four-pin SPI interface with daisy-chain capability, and hardware and software shutdown in a TSSOP-20 package.
PACKAGE-LEAD MSOP-10 MSOP-10 TSSOP-20 TSSOP-20
PACKAGE DESIGNATOR
DGS DGS PW PW
PACKAGE MARKING
P112 P113 PGA116 PGA117
(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at .

电源管理芯片DK112中文资料

电源管理芯片DK112中文资料

电源管理芯⽚DK112中⽂资料功能描述DK112芯⽚是专⽤⼩功率开关电源控制芯⽚,⼴泛⽤于电源适配器、LED电源、电磁炉、空调、DVD等⼩家电产品。

⼀、产品特点采⽤双芯⽚设计,⾼压开关管采⽤双极型晶体管设计,以降低产品成本;控制电路采⽤⼤规模MOS数字电路设计,并采⽤E极驱动⽅式驱动双极型晶体芯⽚,以提⾼⾼压开关管的安全耐压值。

内建⾃供电电路,不需要外部给芯⽚提供电源,有效的降低外部元件的数量及成本。

芯⽚内集成了⾼压恒流启动电路,⽆需外部加启动电阻。

内置过流保护电路,防过载保护电路,输出短路保护电路,温度保护电路及光藕失效保护电路。

内置斜坡补偿电路,保证在低电压及⼤功率输出时的电路稳定。

内置PWM振荡电路,并设有抖频功能,保证了良好的EMC特性。

内置变频功能,待机时⾃动降低⼯作频率,在满⾜欧洲绿⾊能源标准(<0.3W)同时,降低了输出电压的纹波。

内置⾼压保护,当输⼊母线电压⾼于保护电压时,芯⽚将⾃动关闭并进⾏延时重启。

内建斜坡电流驱动电路,降低了芯⽚的功耗并提⾼了电路的效率。

4KV防静电ESD测试。

⼆、功率范围输⼊电压(85~264V ac)(85~145V ac)(180~264V ac)最⼤输出功率12W18W18W三、封装与引脚定义引脚符号功能描述1Gnd接地引脚。

2Gnd接地引脚。

3Fb反馈控制端。

4Vcc供电引脚。

5678Collector输出引脚,连接芯⽚内⾼压开关管Collector端,与开关变压器相连。

四、内部电路框图五、极限参数供电电压Vcc...........................................-0.3V--9V供电电流Vcc...........................................100mA引脚电压...........................................-0.3V--Vcc+0.3V 开关管耐压...........................................-0.3V--780V 峰值电流...........................................800mA总耗散功率...........................................1000mW⼯作温度...........................................0℃--125℃储存温度...........................................-55℃--+150℃焊接温度...........................................+280℃/5S六、电⽓参数项⽬测试条件最⼩典型最⼤单位电源电压Vcc AC输⼊85V-----265V456V启动电压AC输⼊85V-----265V 4.85 5.2V关闭电压AC输⼊85V-----265V 3.64 4.2V电源电流Vcc=5V,Fb=2.2V203040mA 启动时间AC输⼊85V------500mS Collector保护电压L=1.2mH460480500V开关管耐压Ioc=1mA700------V开关管电流Vcc=5V,Fb=1.6V----3.6V600650700mA 峰值电流保护Vcc=5V,Fb=1.6V----3.6V650720800mA 振荡频率Vcc=5V,Fb=1.6V----2.8V606570KHz 变频频率Vcc=4.6V,Fb=2.8V----3.6V0.5--65KHz 抖频步进频率Vcc=4.6V,Fb=1.6V----2.8V0.81 1.2KHz 温度保护Vcc=4.6V,Fb=1.6V----3.6V120125130℃占空⽐Vcc=4.6V,Fb=1.6V----3.6V5---50%控制电压Fb AC输⼊85V-----265V 1.6--- 3.6V七、⼯作原理上电启动:当外部电源上电时,直流⾼压经开关变压器传⾄芯⽚的COLLECTOR端(5678引脚),后经内建⾼压恒流启动电路将启动电流送⾄开关管Q1的B极,通过开关管Q1的电流放⼤(约为20倍放⼤)进⼊电源管理电路经D1为Vcc外部电容C1充电,同时为Fb预提供⼀个3.6V电压(Fb引脚对地应接⼊⼀只滤波电容),当Vcc的电压逐步上升⾄5V时,振荡器起振,电路开始⼯作,控制器为Fb开启⼀个约为25uA的对地电流源,电路进⼊正常⼯作。

XTR112中文资料

XTR112中文资料

APPLICATIONS
q q q q INDUSTRIAL PROCESS CONTROL FACTORY AUTOMATION SCADA REMOTE DATA ACQUISITION REMOTE TEMPERATURE AND PRESSURE TRANSDUCERS
Pt1000 NONLINEARITY CORRECTION USING XTR112 and XTR114 5 4 Nonlinearity (%) 3 2 1 0 –1 –200°C Process Temperature (°C) +850°C
±0.2 ±25 0.01 ±100 ±1.5 ±3 ±50 3.5 25 ±3
±0.4 T T ±250 ±3 T ±100 T 50 ±10
5 20 ±0.2 5 0.1 || 1 5 || 10 0.6 VO = 2V(6) 250 100 ±0.05 ±15 ±10 ±0.02 ±3 1 (V+) –2.5 –0.2 500 1.2 0.001 0.0004 5.1 ±0.02 ±0.2 1 –1, +2.1 –1, +2.4 75 1 ±0.2 ±25 +24 +7.5 –40 –55
®
©
1998 Burr-Brown Corporation
PDS-1473A 1
SBOS101
Printed in U.S.A. December, 1998 XTR112, XTR114
元器件交易网
SPECIFICATIONS
At TA = +25°C, V+ = 24V, and TIP29C external transistor, unless otherwise noted. XTR112U XTR114U PARAMETER OUTPUT Output Current Equation Output Current, Specified Range Over-Scale Limit Under-Scale Limit: XTR112 XTR114 ZERO OUTPUT(1) Initial Error vs Temperature vs Supply Voltage, V+ vs Common-Mode Voltage vs VREG Output Current Noise: 0.1Hz to 10Hz SPAN Span Equation (transconductance) Initial Error (3) vs Temperature(3) Nonlinearity: Ideal Input (4) INPUT(5) Offset Voltage vs Temperature vs Supply Voltage, V+ vs Common-Mode Voltage, RTI (CMRR) Common-Mode Input Range(2) Input Bias Current vs Temperature Input Offset Current vs Temperature Impedance: Differential Common-Mode Noise: 0.1Hz to 10Hz CURRENT SOURCES Current: XTR112 XTR114 Accuracy vs Temperature vs Power Supply, V+ Matching vs Temperature vs Power Supply, V+ Compliance Voltage, Positive Negative(2) Output Impedance: XTR112 XTR114 Noise: 0.1Hz to 10Hz: XTR112 XTR114 VREG(2) Accuracy vs Temperature vs Supply Voltage, V+ Output Current: XTR112 XTR114 Output Impedance LINEARIZATION RLIN (internal) Accuracy vs Temperature POWER SUPPLY Specified Voltage Operating Voltage Range TEMPERATURE RANGE Specification, TMIN to TMAX Operating /Storage Range Thermal Resistance, θJA SO-14 Surface-Mount T Specification same as XTR112U, XTR114U. NOTES: (1) Describes accuracy of the 4mA low-scale offset current. Does not include input amplifier effects. Can be trimmed to zero. (2) Voltage measured with respect to IRET pin. (3) Does not include initial error or TCR of gain-setting resistor, RG. (4) Increasing the full-scale input range improves nonlinearity. (5) Does not include Zero Output initial error. (6) Current source output voltage with respect to IRET pin.

洛迦诺分类号

洛迦诺分类号

洛迦诺分类号
Locarno中文是洛迦诺分类(LOC)一种工业品外观设计注册用国际分类,由《洛迦诺协定》(1968年)建立。

洛迦诺分类第十版于2014年1月1日生效。

国际上所采用的设计专利系统为根据Locarno分类表(Locarno Classification,洛迦诺分类表)所建立,其中该分类制度源于1968年所签署之Locarno Agreement(罗卡诺协定,亦译为洛迦诺协定)而来,而我国亦于90年10月24日所修正之专利法中采用该分类系统。

用国际专利分类法分类专利文献(说明书)而得到的分类号,称为国际专利分类号,通常缩写为IPC。

洛迦诺分类是一种工业品外观设计注册用国际分类,通常缩写为LOC。

IPC和洛迦诺分类号是判定专利预审申请是否符合保护中心受理条件的重要依据之一。

112F1中文资料

112F1中文资料

H
N4 7 N3 5 N2 3 N1 1 8 6 4 2
8
6
4 3
Par t No.
10.5max.
7
5
1
DATE CODE
TDK
2
ø0.5
Weight: 2g Dimensions in mm
ELECTRICAL CHARACTERISTICS
Part No. 123G∗1E 124H1E 133G1E 134H1E
ET constant (V-µs) min. 25 25 25 15 15 15 12 12 12
Refer to Winding form and pin numberings.
Specifications which provide more details for the proper and safe use of the described product are available upon request. All specifications are subject to change without notice.
KP Series KP-27, -35, -51, -148 Types
SHAPES AND DIMENSIONS
7.3max. 6 4 2 7.1max. 8min. ø0.5 5±0.2
WINDING FORM AND PIN NUMBERINGS
A
N2 5 3 6±0.2 6 4 2
B
N3 5 N2 3 N1 1 6 4 2
KP Series KP-27, -35, -51, -148 Types
SHAPES AND DIMENSIONS
10.5max. 12max. 4±0.6 7.5±0.25

TFS112资料

TFS112资料

tfs112.docversion 1.2 07/98_________________________________________________________________________________VI TELEFILTERPreliminary specification TFS 112 - 1/4_________________________________________________________________________________Measurement conditionAmbient temperature: 23 °C Input power level: 0 dBmCharacteristicsRemark:Reference level for the relative attenuation a rel of the TFS 112 is the minimum of the passband attenuation a min . The minimum of the passband attenuation a min is defined as the insertion loss a e .The reference frequency f c is the arithmetic mean value of the upper and lower frequencies at the 30 dB filter attenuation level relative to the insertion loss a e .P r e l i m i n a r y D a t a typ. value tolerance / limit______________________________________________________________________________________________________Insertion lossa e = a min 13,2 dB max. 14,5 dB (reference level)______________________________________________________________________________________________________Reference frequencyf c (30 dB-BW) 112,32 MHz ± 50 kHz ______________________________________________________________________________________________________3 dB bandwidth BW 1460kHz - 10 dB bandwidth 2040 kHz - 20 dB bandwidth 2440 kHz - 30 dB bandwidth 2675 kHz - 40 dB bandwidth 2820 kHz -______________________________________________________________________________________________________ Relative attenuation a rel f c ± 570 kHz - ≤ 3 dB f c ± 1350 kHz - ≥ 20 dB f c ± 1525 kHz - ≥ 30 dB f c ± 1650 kHz ... f c ± 10 MHz - ≥ 40 dB______________________________________________________________________________________________________ Group delay GD Ripple f c ± 800 kHz 150 ns max. 300 ns______________________________________________________________________________________________________Temperature coefficient TC f 1st order (-20 °C ... + 85 °C) *) + 4,5 ppm/K - Temperature coefficient TC f 2nd order (-20 °C ... + 85 °C) **) -0,1 ppm/K² - ______________________________________________________________________________________________________Frequency inversion temperature To for TC f 2nd order+ 10 °C - ______________________________________________________________________________________________________Operating temperature range- 20 °C ... + 85 °C Storage temperature range- 25 °C ... + 90 °C ______________________________________________________________________________________________________ Terminating impedance s for input 1775 Ω // - 6,8 pF - for output 780 Ω // - 6,5 pF -______________________________________________________________________________________________________ Input power level - max. + 10 dBm______________________________________________________________________________________________________Permissible DC voltage V DC -12 V Permissible AC voltage V pp -10 V ______________________________________________________________________________________________________ *) ∆f(Hz) = TC f (ppm/K) x ∆T x f T (MHz)**) ∆f(Hz) = TC f (ppm/K²) x (T - To)² x f To (MHz)Generated:Checked / approved:______________________________________________________________________________________________________ VI TELEFILTER Vectron Technologies, Inc. Potsdamer Straße 18 267 Lowell Road D 14 513 TELTOW / Germany Hudson, NH 03051 / USA Tel: (+49) 3328 4784-52 / Fax: (+49) 3328 4784-30 Tel: (603) 598-0070 Fax: (603) 598-0075 E-Mail: tft@ E-Mail: vti@tfs112.doc version 1.2 07/98 _________________________________________________________________________________VI TELEFILTER Preliminary specification TFS 112 - 2/4 _________________________________________________________________________________Construction and pin configuration(All dimensions in mm)TFS 112tft K7Single-ended 50 Ohm matching circuitT.B.D.______________________________________________________________________________________________________ VI TELEFILTER Vectron Technologies, Inc. Potsdamer Straße 18 267 Lowell RoadD 14 513 TELTOW / Germany Hudson, NH 03051 / USATel: (+49) 3328 4784-52 / Fax: (+49) 3328 4784-30 Tel: (603) 598-0070 Fax: (603) 598-0075 E-Mail: tft@ E-Mail: vti@tfs112.doc version 1.2 07/98 _________________________________________________________________________________VI TELEFILTERPreliminary specification TFS 112 - 3/4_________________________________________________________________________________Stability characteristicsAfter the following tests the filter shall meet the whole specification:1. Shock: 100g, 18 ms, half sine wave, 3 shocks each plane;DIN IEC 68 T2 - 272. Vibration: 10 Hz to 500 Hz, 0,075 mm or 1g respectively, 1 octave per min, 10 cycles per plan, 3 plans;DIN IEC 68 T2 - 63. Damp heat: 90 % to 95 % rel. humidity, 40 °C, 10 days; (steady state)DIN IEC 68 - 2 - 34. Resistance tosolder heat (reflow): max. 2 times reflow process;for temperature conditions refer to the attached "Air reflow temperature conditions" on sheet 4;PackingTape & Reel: DIN IEC 286 - 3, with exception of value for N and minimum bending radius; tape type II , embossed carrier tape with top cover tape on the upper side; max. pieces of filters per reel: 1700COVER TAPETape (all dimensions in mm)W : 24 ± 0,3Po : 4 ± 0,1Do : 1,5 + 0,5 E : 1,75 ± 0,1F : 11,5 ± 0,1G (min) : 0,75P2 : 2 ± 0,1P1 : 12 ± 0,1D1(min) : 1,5Ao : 7,1 ± 0,2Bo : 13,9 ± 0,2D1 : 1,5 + 0,5NW 1W 2Reel (all dimensions in mm):A : 330W1 : 24,4 +2W2 (max) : 30,4N (min) : >= 90C : 13 ± 0,25The minimum bending radius is 45 mm. The mounting surface of the filters faces the bottom side of the embossed carrier tape. The marking of the filters is able to read if the view is directed on the upper side of the carrier tape with the sprocket holes on the right side of the tape.______________________________________________________________________________________________________ VI TELEFILTER Vectron Technologies, Inc. Potsdamer Straße 18 267 Lowell Road D 14 513 TELTOW / Germany Hudson, NH 03051 / USA Tel: (+49) 3328 4784-52 / Fax: (+49) 3328 4784-30 Tel: (603) 598-0070 Fax: (603) 598-0075 E-Mail: tft@ E-Mail: vti@tfs112.docversion 1.2 07/98_________________________________________________________________________________VI TELEFILTERPreliminary specification TFS 112 - 4/4_________________________________________________________________________________Air reflow temperature conditions1st and 2nd air reflow profileName:pre-heating periods main-heating periods peak temperatureTemperature:150 °C - 170 °C over 200 °C 255 °C ± 5 °CTime:60 sec. - 90 sec. 20 sec. - 25 sec.5±°CTolerancetemperatures:oftime / sec. temperature / °C time / sec. temperature / °C160 023 14016134 1501046 160164 2060 170170 3018080 18040205103 19050230121 19560134 200255 70143 205230 80205150 21090154 215180 100156 220165 110140158 230120120 130159 240______________________________________________________________________________________________________VI TELEFILTER Vectron Technologies, Inc.Potsdamer Straße 18 267 Lowell RoadD 14 513 TELTOW / Germany Hudson, NH 03051 / USATel: (+49) 3328 4784-52 / Fax: (+49) 3328 4784-30 Tel: (603) 598-0070 Fax: (603) 598-0075E-Mail: tft@ E-Mail: vti@。

DDC112中文资料

DDC112中文资料

Protected by US Patent #5841310
AVDD CAP1A CAP1A IN1 CAP1B CAP1B CAP2A CAP2A IN2 CAP2B CAP2B Dual Switched Integrator Dual Switched Integrator AGND
CHANNEL 1
No Missing Codes Input Bias Current Range Error Range Error Match(5) Range Sensห้องสมุดไป่ตู้tivity to VREF Offset Error Offset Error Match(5) DC Bias Voltage(6) (Input VOS) Power Supply Rejection Ratio Internal Test Signal Internal Test Accuracy
CEXT = 250pF 47.5 95 142.5 190 237.5 285 332.5 –0.4%
1000 50 52.5 100 105 150 157.5 200 210 250 262.5 300 315 350 367.5 of Positive FS 2 1,000,000 10 12 12 T T T T T T T T T T T T T T T
TA = +25°C Range 5 (250pC) All Ranges VREF = 4.096 ±0.1V Range 5, (250pC)
3.2 3.8 4.2 6.0 ±0.005% Reading ±0.5ppm FSR, max ±0.005% Reading ±0.5ppm FSR, typ ±0.025% Reading ±1.0ppm FSR, max 20 0.1 10 5 0.1 0.5 1:1 ±200 ±100 ±0.05 ±2 ±25 ±200 13 ±10 ±0.5 ±0.2 3 0.01 2 25 ±0.05 4.000 4.096 150

OMIF-S-112LM中文资料

OMIF-S-112LM中文资料

466Dimensions are shown forreference purposes only.Dimensions are in inches over(millimeters) unless otherwisespecified.Specifications and availabilitysubject to change.Technical support:Refer to inside back cover. Features•Meet UL 508, CSA, VDE0435 and TUV requirements.• 1 Form A contact arrangements.•Quick Connect Terminal type.•Meet 5,000V dielectric voltage between coil and contacts.•Meet 10,000V surge voltage between coil and contacts (1.2 / 50µs).OMIF series20A MiniaturePower PC Board RelayAppliances, HVAC, Office Machines.UL File No. E82292CSA File No. LR48471VDE File No. 6031TUV File No. R85447Initial Insulation ResistanceBetween Mutually Insulated Elements: 1,000M ohms min. @ 500VDC.Mechanical DataTermination: Printed circuit terminals with quick connect terminals.Enclosure (94V-0 Flammability Ratings):OMIF-S: Vented (Flux-tight) plastic cover.Weight: 0.53 oz (15g) approximately.Operate DataMust Operate Voltage: 75% of nominal voltage or less.Must Release Voltage: 5% of nominal voltage or more.Operate Time: 20 ms max.Release Time: 10 ms max.Environmental DataTemperature Range:Operating:-30°C to +70°CVibration, Mechanical: 10 to 55 Hz., 1.5mm double amplitudeOperational: 10 to 55 Hz., 1.5mm double amplitude.Shock, Mechanical: 1,000m/s2 (100G approximately).Operational: 100m/s2 (10G approximately).Operating Humidity: 20 to 85% RH. (Non-condensing).Initial Dielectric StrengthBetween Open Contacts:1,000VAC 50/60 Hz. (1 minute).Between Coil and Contacts: 5,000VAC 50/60 Hz. (1 minute).Surge Voltage Between Coil and Contacts: 10,000V (1.2 / 50µs).Contact Data @ 20°CArrangements: 1 Form A.Material:AgSnOMax. Switching Rate:300 ops./min. (no load).30 ops./min. (rated load).Expected Mechanical Life: 10 million operations (no load).Expected Electrical Life:100,000 operations (rated load).Minimum Load: 100mA @ 5VDC.Initial Contact Resistance: 100 milliohms @ 1A, 6VDC.Contact RatingsRatings:20A @ 125VAC resistive.16A @ 250VAC resistive,16A @ 24VDC resistive.Max. Switched Voltage:AC: 250V.DC: 24V.Max. Switched Current: 20A.Max. Switched Power: 4,000VA, 385W.Coil DataVoltage: 12 to 24VDC.Nominal Power:540mW.Coil Temperature Rise:35°C max., at rated coil voltage.Max. Coil Power: 130% of nominal.Duty Cycle: Continuous.Users should thoroughly review the technical data before selecting a product partnumber. It is recommended that user also seek out the pertinent approvals files ofthe agencies/laboratories and review them to ensure the product meets therequirements for a given application.467Dimensions are shown for reference purposes only.Dimensions are in inches over (millimeters) unless otherwise specified.Specifications and availability subject to change. Technical support:Refer to inside back cover.Note: This data is based on the max. allowable temperature for E type insulation coil (115°C).。

MICRF112中文资料

MICRF112中文资料

MICRF112QwikRadio ® UHF ASK/FSK TransmitterQwikRadio is a registered trademark of Micrel, Inc.Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • General DescriptionThe MICRF112 is a high performance, easy to use, single chip ASK / FSK Transmitter IC for remote wireless applications in the 300 to 450MHz frequency band. Thistransmitter IC is a true “data-in, antenna-out” monolithicdevice.MICRF112 is high performance in three areas: power delivery, operating voltage, and operating temperature. In terms of power, the MICRF112 is capable of delivering +10dBm into a 50Ω load. This power level enables a smallform factor transmitter (lossy antenna) such as a key fob transmitter to operate near the maximum limit of transmission regulations. In terms of operating voltage, the MICRF112 operates from 3.6V to 1.8V. Manytransmitter ICs in the same frequency band stop operating below 2.0V. The MICRF112 will work with most batteries to the end of their useful limits. In terms of operating temperature, the MICRF112 operates from -40°C to+125°C. This wide operating temperature range makesMICRF112 an ideal candidate for the demanding applications such as a tire pressure monitoring system.The MICRF112 is easy to use. One only needs a reference frequency (RF carrier frequency divided by 32 times) generated from a crystal with a few additional external parts to create a complete versatile transmitter. The MICRF112 operates with ASK/OOK (Amplitude Shift Keying/On-Off Keyed) UHF receiver types from wide-bandsuper-regenerative radios to narrow-band, high performance super-heterodyne receivers. The MICRF112’s maximum ASK data rate is 50kbps (Manchester Encoding). It operates with FSK receivers as well. The chip is designed to support narrow band FSK (Frequency Shift Modulation) by switching an external capacitor in parallel with the reference crystal. The MICRF112’s maximum FSK data rate is 10kbps. Features• Complete UHF transmitter• Frequency range 300MHz to 450MHz • Data rates up to 50kbps ASK, 10kbps FSK• Output Power to 10dBm • Low external part count • Low standby current <1µA • Low voltage operation (down to 1.8V)• Operate with crystals or ceramic resonatorsApplications • Remote Keyless Entry Systems (RKE)• Remote Control (STB, HVAC and Appliances) • Garage Door Opener Transmitters • Remote Sensor Data Links• Infrared Transmitter Replacement• Tire Pressure Monitor System (TPMS)Ordering InformationPart Number Temp. Range Package MICRF112YMM10–40°C to +125°C 10-Pin MSOPMicrel, Inc. MICRF112 Typical ApplicationFigure 1. MICRF112 ASK Key Fob DesignNote: Values in parenthesis are for 315MHzMicrel, Inc. MICRF112Pin ConfigurationXTAL_MODFSKASK XTLIN XTLOUTVSSVDD PAOUT VSSPA EN10-Pin MSOP (M)Pin DescriptionPin Number MSOP-10Pin Name Pin Function 1 ASK ASK DATA Input2 XLIN Reference oscillator input connection.3 XTLOUT Reference oscillator output connection.4 VSS Ground5 XTAL_MODReference oscillation modulation port for FSK operation. 6 FSK FSK Data Input 7 EN Chip enable, active high 8 VSSPA PA Ground 9 PA_OUT PA output10VDDPositive Power SupplyMicrel, Inc. MICRF112Absolute Maximum Ratings (Note 1)Supply Voltage VDD...................................................+5.0V Voltage on PAOUT.....................................................+7.2V Voltage on I/O Pins.............................VSS–0.3 to VDD+0.3 Storage Temperature Range....................-65°C to + 150°C Lead Temperature (soldering, 10 seconds)............+ 300°C ESD Rating................................................................Note 3 Operating Ratings (Note 2)Supply Voltage VDD.........................................1.8V to 3.6V Ambient Operating Temperature (TA).......–40°C to +125°C Programmable Transmitter Frequency Range: .......................................................300MHzto450MHzElectrical Characteristics(Note 4)Specifications apply for VDD = 3.0V, TA = 25°C, Freq REFOSC = 13.560MHz, EN = VDD. Bold values indicate –40°C to 125°C unlessotherwise noted. 1kbps data rate 50% duty cycle. RL 50ohm load (matched)Parameter Condition Min Typ Max UnitsPower SupplyStandby supply current, Iq EN = V SS .05 1µA µA@ 315MHz, P OUT = +10dBm 12.3 mAMark Supply Current I ON@ 433.92MHz, P OUT = +10dBm 12.5 mA@ 315MHz 2 mASPACE supply current, I OFF@ 433.92 MHz 2 mARF Output Section and Modulation Limits:@315MHz, Note 4 10dBm Output power level, P OUTFSK or ASK "mark" @433.92MHz, Note 410 dBm@ 630MHz, Note 4 2nd harm. -39 dBcHarmonics output for 315MHz @945MHz, Note 4 3rd harm. -53 dBc@ 867.84MHz, Note 4 2nd harm. -55 dBcHarmonics output for433.92 MHz @1301.76MHz, Note 4 3rd harm. -55 dBcExtinction ratio for ASK 70 dBcFSK ModulationFrequency Deviation load capacitor = 10pF, crystal type = HC49/U 22 kHzData Rate 10 kbpsASK ModulationData Rate 50 kbps@315MHz, Note 6 <700 kHzOccupied Bandwidth@433.92MHz, Note 6 <1000 kHzVCO Section@ 100kHz from Carrier -76 dBc/Hz315 MHz Single Side BandPhase Noise @ 1000kHz from Carrier -79 dBc/Hz@ 100kHz from Carrier -72 dBc/Hz433.92 MHz Single SideBand Phase Noise @ 1000kHz from Carrier -81 dBc/HzReference Oscillator SectionXTLIN, XTLOUT, XTLMOD Pin capacitance 2 pFExternal Capacitance See Schematic C17 & C18 18 pFOscillator Startup Time Note 5Crystal: HC49S 300 µsDigital / Control SectionOutput Blanking STDBY transition from LOW to HIGH 500 µsMicrel, Inc. MICRF112Electrical Characteristics (cont.)Parameter Condition Min Typ Max UnitsHigh (V IH ) 0.8×V DDVDigital Input (EN, ASK and FSK)Low (V IL )0.2×V DDVHigh (V IH ) 0.05 µADigital Input Leakage Current(EN, ASK and FSK Pins) Low (V IL )0.05 µA Under Voltage Lock Out (UVLO)1.6 VNote 1. Exceeding the absolute maximum rating may damage the device. Note 2. The device is not guaranteed to function outside its operating rating.Note 3. Devices are ESD sensitive. Handling precautions recommended. Human body model, 1.5k in series with 100pF. Note 4. Measured using Test Circuit in Figure 2. Note 5. Dependent on crystalNote 6. RBW = 100kHz, OBW measured at -20dBc.Micrel, Inc. MICRF112 Test CircuitFigure 2. MICRF112 Test Circuit with 50Ω OutputNote 1. Values without parenthesis are for 433.92 MHz and values in parenthesis are for 315MHzNote 2. C9 = 100pF for external REF-OSCNote 3. For FSK R1 = 0Ω, R2 = NP, R6 = 100k, and R5 = NPMicrel, Inc. MICRF112Assembly Drawing MICRF112 50 Ohm Test BoardTop LayerMICRF112 50 Ohm Test BoardBottom LayerMICRF112 50 Ohm Test BoardMicrel, Inc. MICRF112Typical Characteristics Using MICRF112, 50Ω test Board315MHz OBW, ASK = 1kHz315Mhz OBW, ASK = 50kHzCW Max Power @ 3V, 315MHz,ASK = 1kHz, Note 1RF Spectrum 2ndHarmonic;Fundamental at 315 MHzRF Spectrum 3rdHarmonic;Fundamental at 315 MHz315MHz, Power Level at Space,VDD = 3.0V, ASK = 1kHzNote 1. 1.2dB cable loss.Micrel, Inc. MICRF112315MHz, Zero Span , ASK = 1kHz315MHz, Zero Span, ASK = 50kHz315MHz, Phase Noise, ASK = 1kHz,100kHz Offset, –75.59dBc/Hz315MHz, Phase Noise, ASK = 1khz,1MHz Offset, –78.99dBc/Hz315MHz, Phase Noise, ASK = CW,100kHz Offset, –74.39dBc/Hz315MHz, Phase Noise, ASK = CW,1MHz Offset, –77.28dBc/HzMicrel, Inc. MICRF112433.92MHz OBW, ASK = 1kHz433.92MHz OBW, ASK = 50kHz433.92MHz, CW Max Power @ 3V,ASK = 1kHz, Note 1RF Spectrum 2ndHarmonic;Fundamental at 433.92 MHzRF Spectrum 3rdHarmonic;Fundamental at 433.92 MHz433.92MHz Power Level at Space,VDD = 3.0V, ASK = 1kHzNote 1. 1.3dB cable loss.Micrel, Inc. MICRF112433.92MHz Zero Span, 1kHz433.92ASK Zero Span at 50kHz433.92MHz Phase Noise, ASK = CW,100kHz Offset, –81.04dBc/Hz433.92MHz Phase Noise, ASK = CW,1MHz Offset, –78.76dBc/Hz433.92MHz Phase Noise, ASK = 1kHz,100kHz Offset, –71.73dBc/Hz433.92MHz Phase Noise, ASK = 1kHz,1MHz Offset, –81.04dBc/HzMicrel, Inc. MICRF112 Functional DiagramFigure 3. Functional Block Diagram MICRF112 10 Pin ASK / FSK VersionFunctional DescriptionFigure 3 shows a functional block diagram of the MICRF112 transmitter. The MICRF112 can be best described as a phase locked transmitter. The system can be partitioned into six functional blocks; crystal oscillator, PLL×32, power amplifier, enable control, under voltage detect and open drain switch for FSK operation.Crystal OscillatorThe reference oscillator is crystal-based Pierce configuration. It is designed to accept crystals with frequency from 9.375MHz to 14.0625MHz.Crystal Oscillator Parameters for ASK Operation Figure 4 shows a reference oscillator circuit configuration for ASK operation. The reference oscillator is capable of driving crystals with ESR range from 20Ωto 300Ω.When the ESR of crystal is at 20Ω, the crystal parameter limits are:ESR 20ΩC PAR 2 to 10pFC MO10 to 40fFFigure 4. Reference Oscillator ASK OperationWhen the ESR of crystal is at 300Ω, the crystal parameter limits are:ESR 300ΩC PAR 2 to 5pFC MO10 to 40fFC LOAD10 to 30pFMicrel, Inc. MICRF112Crystal Oscillator for FSK OperationFigure 5 shows reference oscillator circuit configuration for FSK operation. To operate the MICRF112 in FSK mode, one additional capacitor is needed between XTALOUT pin and XTALMOD pin. Crystal parameters for FSK operation are the same as ASK operation except:•When the ESR of crystal is at 20Ω, C FSK + C LOAD not to exceed 70pF.•When the ESR of crystal is at 300Ω, C FSK +C LOAD not to exceed 30pFFigure 5. Reference Oscillator FSK OperationPLL ×32The function of PLL×32 is to provide a stable carrier frequency for transmission. It is a “divided by 32” phase locked oscillator. Power AmplifierThe power amplifier serves two purposes: 1) to buffer the VCO from external elements and 2) to amplify the phase locked signal. The power amplifier can produce +10dBm at 3V (typical).Enable ControlEnable control gates the ASK data. It only allows transmission when Lock, Amplitude and Under Voltage Detect conditions are valid.Under Voltage Detect“Under voltage detect” block senses operating voltage. If the operating voltage falls below 1.6V, “under voltage detect” block will send a signal to “enable control” block to disable the PA.Open Drain SwitchOpen drain switch is used for FSK operation. FSK data is fed into the FSK pin. The FSK pin is connected to the gate of the open drain switch. The open collector is connected to the XTALMOD pin. In Figure 4, a capacitor is shown connected from XTALMOD pin to XTALOUT. When FSK pin goes high, the capacitor between XTALMOD and XTALOUT pulls the frequency of REFOSC low .Micrel, Inc. MICRF112Application InformationFigure 6. ASK 433.92MHz and 315MHzNote: Values in parenthesis are for 315MHzThe MICRF112 is well suited to drive a 50 ohms source, monopole or a loop antenna. Figure 6 is an example of a loop antenna configuration. Figure 6 also shows both 315MHz and 433.92MHz ASK configurations for a loop antenna. Besides using a different crystal, Table 1 lists modified values needed for the listed frequencies.Frequency (MHz) L1 (nH)C5 (pF)L4 (nH)C7 (pF)Y1 (MHz)315.0470 10 150 6.8 9.84375433.92 680 10 82 4.7 13.5600Table 1The reference design shown in Figure 6 has an antenna optimized for using the matching network as described in Table 1.Power Control Using External ResistorR7 is used to adjust the RF output levels which may be needed to meet compliance. As an example, the following tables list typical values of conducted RF output levels and corresponding R7 resistor values for the 50Ω test board shown in Figure 2. R7 of the TX112 Demo board using the loop antenna can be adjusted for the appropriate radiated field allowed by FCC or ETSI compliance. Contact Micrel for suggested values to meet FCC and ETSI compliances.R7, ΩOutput Power, dBmIDD, mA 0 10 6.7 75 8.5 6.3 100 8.0 6.2 500 1.6 4.13 1000 -3.84.87Output Power Versus External Resistor at 315MHzR7, ΩOutput Power, dBmIDD, mA 0 8.68 7.5 75 8.34 7.33 100 8.02 7.3 500 4.34 6.3 1000 0.425.5Output Power Versus External Resistor at 433.92 MHzMicrel, Inc. MICRF112Output Matching NetworkPart of the function of the output network is to attenuate the second and third harmonics. When matching to a transmit frequency, care must be taken not only to optimize for maximum output power but to attenuate unwanted harmonics.Layout IssuesPCB Layout is of primary concern to achieve optimum performance and consistent manufacturing results. Care must used on orientation of components to ensure they do not couple or decouple the RF signal. PCB trace length should be short to minimize parasitic inductance, (1 inch ~ 20nH). For example, depending on inductance values, a 0.5 inch trace can change the inductance by as much as 10%. To reduce parasitic inductance, the use of wide traces and a ground plane under signal traces is recommended. Vias with low value inductance should be used for components requiring a connection-to-ground. Antenna LayoutDirectivity is affected by antenna trace layout. No ground plane should be under the antenna trace. For consistent performance, components should not be placed inside the loop of the antenna. Gerbers for Figure 7, with a suggested layout, can be obtained on the Micrel web site at: .Micrel, Inc. MICRF112 PCB BoardAssembly Drawing MICRF112 Demo BoardTop Layer MICRF112 Demo BoardBottom LayerMICRF112 Demo BoardFigure 7. Demo Board PCBMicrel, Inc. MICRF112Figure 8. TX112-1 Demo Board SchematicNote: Configuration is for ASK operation. Values in parenthesis are for 315MHzMicrel, Inc. MICRF112Functional Description of TX112-1 Evaluation Board.Figure 7 shows the TX112-1 Demo Board PCB. Figure 8 is a detailed schematic of the TX112-1. Note that components labeled as NP are to obtain different configurations including FSK Mode of operation. Table 2 describes each header pin connector used in the demo board.Pin Function Name Functional DescriptionJ1-1 VDD 1.8Vto3.6VJ1-2 Ground VSSJ1-3 ASK INPUT Modulating Data Input, ASK or FSKJ2-1 REF-OSC External Reference InputJ2-2 GROUND VSSJ2-3 ENABLE Enable Input, Active HighTX112-1-433.92 ASK Bill of MaterialsItem Quantity Ref PartPCBFootprint Mfg P/N Manufacturer1 1 C1 10µF 0805 GRM21BR60J106KE01L muRata2 1 C2 100pF 0603GRM1885C1H101JA01D muRata 3 1 C5 10pF 0603GRM1885C1H100JA01D muRata4 3 R1,R4,R6 (np)5 5 C6,C8,C11,C12,C15 (np)6 1 C7 4.7pF 0603GRM1885C1H4R7JA01D muRata 7 1 C10 0.1µF 0603GRM188F51H104ZA01D muRata 8 2 C13,C14 18pF 0603GRM1885C1H180JA01D muRata9 2 J1,J2 CON3 TSHR-114-S-02-A-GT10 1 L1 680nH 0805 0805CS-680XJB Coilcraft11 1 L4 82nH 0603 0603CS-082NXJB Coilcraft12 1 L5 ANTENNA ANTENNA LOOP, Part ofPCB13 1 R2 100kΩ 0603CRCW0603100KFKEAVishay14 6R3,R5,R7R8,JPR1,JPR2 0Ω 0603CRC06030000Z0EAVishay13 1 U1 MICRF112YMM10MICRF112YM Micrel14 1 Y1 13.560MHZ XTAL SA-13.5600-F-10-C-3-3 HIBTable 2Micrel, Inc. MICRF112 Tx112-1-315MHz ASK Bill of MaterialsItem Quantity Ref PartPCBFootprint Mfg P/N Manufacturer1 1 C1 10µF 0805 GRM21BR60J106KE01L muRata2 1 C2 100pF 0603 GRM1885C1H101JA01D muRata3 1 C5 10pF 0603GRM1885C1H1000JA01D muRata4 3 R1,R4,R6 (np)5 5 C6,C8,C11,C12,C15 (np)6 1 C7 4.7pF 0603GRM1885C1H6R8JA01D muRata7 1 C10 0.1µF 0603 GRM188F51H104ZA01D muRata8 2 C13,C14 18pF 0603 GRM1885C1H180JA01D muRata9 2 J1,J2 CON3 TSHR-114-S-02-A-GT10 1 L1 470nH 0805 0805CS-470XJB Coilcraft11 1 L4 150nH 0603 0603CS-R15XJB Coilcraft12 1 L5 ANTENNA ANTENNA LOOP, Part ofPCB13 1 R2 100kΩ 0603CRCW0603100KFKEAVishay14 6R3,R5,R7R8,JPR1,JPR2 0Ω 0603CRC06030000Z0EAVishay13 1 U1 MICRF112YMM10MICRF112YM Micrel14 1 Y1 9.84375MHZXTALSA-9.84375-F-10-C-3-3HIB Table 3FSK OperationTable 2 and 3 describe the ASK operation for 433.92MHz and 315MHz.Table 4 lists the component values that change between ASK or FSK operation. Please note that use of a high FSK data rate may excite parasitic resonant modes with some crystal types. Recommended crystals from Table 2 and 3 are good for both ASK and FSK.ModeR1 R2 R5 R6 JPR1JPR2 C8ASK NP 100kΩ0Ω NP 0Ω NP NPFSK 0ΩNP NP 100kΩ NP 0Ω (1)3.3pF(2)10pFNotes:1. C8 = 3.3pF for 1kHz using HC49/U or HC49US type crystals.2. C8= 10pF for 10kHz using HC49/U, (high profile) only.Table 4: ASK and FSK SettingsR3 R4Constant ON 0Ω NPExternal Standby Control NP 100kΩTable 5: Enable Control (Shutdown)Micrel, Inc. MICRF112 Package Information10-Pin MSOP Package Type (YMM10)。

SCANSTA112中文资料

SCANSTA112中文资料

SCANSTA1127-port Multidrop IEEE 1149.1(JTAG)MultiplexerGeneral DescriptionThe SCANSTA112extends the IEEE Std.1149.1test bus into a multidrop test bus environment.The advantage of a multidrop approach over a single serial scan chain is im-proved test throughput and the ability to remove a board from the system and retain test access to the remaining modules.Each SCANSTA112supports up to 7local IEEE1149.1scan chains which can be accessed individually or combined serially.Addressing is accomplished by loading the instruction regis-ter with a value matching that of the Slot inputs.Backplane and inter-board testing can easily be accomplished by park-ing the local TAP Controllers in one of the stable TAP Con-troller states via a Park instruction.The 32-bit TCK counter enables built in self test operations to be performed on one port while other scan chains are simultaneously tested.The STA112has a unique feature in that the backplane port and the LSP0port are bidirectional.They can be configured to alternatively act as the master or slave port so an alternate test master can take control of the entire scan chain network from the LSP0port while the backplane port becomes a slave.Featuresn True IEEE 1149.1hierarchical and multidrop addressable capabilityn The 8address inputs support up to 249unique slot addresses,an Interrogation Address,BroadcastAddress,and 4Multi-cast Group Addresses (address 000000is reserved)n 7IEEE 1149.1-compatible configurable local scan ports n Bi-directional Backplane and LSP 0ports are interchangeable slave portsn Capable of ignoring TRST of the backplane port when it becomes the slave.n Stitcher Mode bypasses level 1and 2protocols n Mode Register 0allows local TAPs to be bypassed,selected for insertion into the scan chain individually,or serially in groups of two or threen Transparent Mode can be enabled with a singleinstruction to conveniently buffer the backplane IEEE 1149.1pins to those on a single local scan portn General purpose local port passthrough bits are useful for delivering write pulses for Flash programming or monitoring device status.n Known Power-up staten TRST on all local scan ports n 32-bit TCK countern 16-bit LFSR Signature Compactorn Local TAPs can become TRI-STATE via the OE input to allow an alternate test master to take control of the local TAPs (LSP 0-3have a TRI-STATE notification output)n 3.0-3.6V V CC Supply Operation n Supports live insertion/withdrawal20051250FIGURE 1.Typical use of SCANSTA112for board-level management of multiple scan chains.May 2004SCANSTA1127-port Multidrop IEEE 1149.1(JTAG)Multiplexer©2004National Semiconductor Corporation IntroductionThe SCANSTA112is the third device in a series that enable multi-drop address and multiplexing of IEEE-1149.1scan chains.The SCANSTA112is a superset of its predecessors -the SCANPSC110and the SCANSTA111.The STA112has all features and functionality of these two previous devices.The STA112is essentially a support device for the IEEE 1149.1standard.It is primarily used to partition scan chains into managable sizes,or to isolate specific devices onto a seperate chain (Figure 1).The benefits of multiple scan chains are improved fault isolation,faster test times,faster programiing times,and smaller vector sets.In addition to scan chain partitioning,the device is also addressable for use in a multidrop backplane environment (Figure 2).In this configuration,multiple IEEE-1149.1acces-sible cards with an STA112on board can utilize the same backplane test bus for system-level IEEE-1149.1access.This approach facilitates a system-wide commitment to structural test and programming throughout the entire sys-tem life sycle.ArchitectureFigure 3shows the basic architecture of the ’STA112.The device’s major functional blocks are illustrated here.The TAP Controller,a 16-state state machine,is the central control for the device.The instruction register and various test data registers can be scanned to exercise the various functions of the ’STA112(these registers behave as defined in IEEE Std.1149.1).The ’STA112selection controller provides the functionality that allows the 1149.1protocol to be used in a multi-drop environment.It primarily compares the address input to the slot identification and enables the ’STA112for subsequent scan operations.The Local Scan Port Network (LSPN)contains multiplexing logic used to select different port configurations.The LSPN control block contains the Local Scan Port Controllers (LSPC)for each Local Scan Port (LSP 0,LSP 1...LSP n ).This control block receives input from the ’STA112instruction register,mode registers,and the TAP controller.Each local port contains all four boundary scan signals needed to inter-face with the local TAPs plus the optional Test Reset signal (TRST).The TDI/TDO Crossover Master/Slave logic is used to define the bidirectional B0and B1ports in a Master/Slave configuration.20051251FIGURE 2.Example of SCANSTA112in a multidrop addressable backplane.S C A N S T A 112 2SCANSTA112 Array20051202FIGURE3.SCANSTA112Block Diagram3Connection Diagrams20051201(BGA Top view)S C A N S T A 112 4SCANSTA112 Connection Diagrams(Continued)20051260TQFP pinout5TABLE 1.Pin DescriptionsPin Name DescriptionNo.Pins I/O VCC 10N/A Power GND 10N/A GroundRESET 1I RESET Input:will force a reset of the device regardless of the current state.ADDMASK 1I ADDRESS MASK input:Allows masking of lower slot input pins.MPsel B1/B01I MASTER PORT SELECTION:Controls selection of LSP B0or LSP B1as the backplane port.The unselected port becomes LSP 00.A value of "0"will select LSP B0as the master port.SB/S 1I Selects ScanBridge or Stitcher Mode.LSPsel (0-6)7I In Stitcher Mode these inputs define which LSP’s are to be included in the scan chain TRANS1ITransparent Mode enable input:The value of this pin is loaded into the TRANSENABLE bit of the control register at power-up.This value is used to control the presence of registers and pad-bits in the scan chain while in the stitcher mode.TLR_TRST 1ISets the driven value of TRST 0-5when LSP TAPs are in TLR and the device is not being reset.During RESET ="0"or TRST B ="0"(IgnoreReset ="0")TRST n ="0".This pin is to be tied low to match the function of the SCANSTA111TLR_TRST 61I This pin affects TRST of LSP 6only.This pin is to be tied low to match the function of the SCANSTA111TDI B0,TDI B12IBACKPLANE TEST DATA INPUT:All backplane scan data is supplied to the ’STA112through this input pin.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.This input has a 25K Ωinternal pull-up resistor and no ESD clamp diode (ESD is controlled with an alternate method).When the device is power-off (V DD floating),this input appears to be a capacitive load to ground (Note 1).When V DD =0V (i.e.;notfloating but tied to V SS )this input appears to be a capacitive load with the pull-up to ground.TMS B0,TMS B12I/OBACKPLANE TEST MODE SELECT:Controls sequencing through the TAP Controller of the ’STA112.Also controls sequencing of the TAPs which are on the local scan chains.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.This bidirectional TRISTATE pin has 24mA of drive current,with a 25K Ωinternal pull-up resistor and no ESD clamp diode (ESD is controlled with an alternate method).When the device is power-off (V DD floating),this input appears to be a capacitive load to ground (Note 1).When V DD =0V (i.e.;not floating but tied to V SS )this input appears to be a capacitive load with the pull-up to ground.TDO B0,TDO B12I/OBACKPLANE TEST DATA OUTPUT:This output drives test data from the ’STA112and the local TAPs,back toward the scan master controller.This bidirectional TRISTATE pin has 12mA of drive current.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.Output is sampled during interrogation addressing.When the device is power-off (V DD =0V or floating),this output appears to be a capacitive load (Note 1).TCK B0,TCK B12I/OTEST CLOCK INPUT FROM THE BACKPLANE:This is the master clock signal that controls all scan operations of the ’STA112and of the local scan ports.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.These bidirectional TRISTATE pins have 24mA of drive current with hysterisis.This input has no pull-up resistor and no ESD clamp diode (ESD is controlled with an alternate method).When the device is power-off (V DD floating),this input appears to be a capacitive load to ground (Note 1).When V DD =0V (i.e.;not floating but tied to V SS )this input appears to be a capacitive load to ground.TRST B0,TRST B12I/OTEST RESET:An asynchronous reset signal (active low)which initializes the ’STA112logic.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.This bidirectional TRISTATE pin has 24mA of drive current,with a 25K Ωinternal pull-up resistor and no ESD clamp diode (ESD is controlled with an alternate method).When the device is power-off (V DD floating),this pin appears to be a capacitive load to ground (Note 1).When V DD =0V (i.e.;not floating but tied to V SS )this input appears to be a capacitive load with the pull-up to ground.S C A N S T A 112 6TABLE 1.Pin Descriptions(Continued)Pin Name DescriptionNo.Pins I/O TRIST B0,TRIST B12OBACKPLANE TRI-STATE NOTIFICATION OUTPUT:This signal is high when the backplane scan port is TRI-STATEd.This pin is used for backplane physical layer changes (i.e.;TTL to LVDS).This TRISTATE output has 12mA of drive current.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.A0B0,A1B0,A0B1,A1B14IBACKPLANE PASS-THROUGH INPUT:A general purpose input which is driven to the Y n of a single selected LSP.(Not available when multiple LSPs are selected).This input has a 25K Ωinternal pull-up resistor.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.Y0B0,Y1B0,Y0B1,Y1B14OBACKPLANE PASS-THROUGH OUTPUT:A general purpose output which is driven from the A n of a single selected LSP.(Not available when multiple LSPs are selected).ThisTRISTATE output has 12mA of drive current.MPsel B1/B0determines which port is the master backplane port and which is LSP 00.S (0-7)8I SLOT IDENTIFICATION:The configuration of these pins is used to identify (assign a unique address to)each ’STA112on the system backplaneOE1IOUTPUT ENABLE for the Local Scan Ports,active low.When high,this active-low control signal TRI-STATEs all local scan ports on the ’STA112,to enable an alternate resource to access one or more of the local scan chains.TDO (01-06)6O TEST DATA OUTPUTS:Individual output for each of the local scan ports .These TRISTATE outputs have 12mA of drive current.TDI (01-06)6I TEST DATA INPUTS:Individual scan data input for each of the local scan ports.This input has a 25K Ωinternal pull-up resistor.TMS (01-06)6OTEST MODE SELECT OUTPUTS:Individual output for each of the local scan ports.TMS n does not provide a pull-up resistor (which is assumed to be present on a connected TMS input,per the IEEE 1149.1requirement).These TRISTATE outputs have 24mA of drive current.TCK (01-06)6O LOCAL TEST CLOCK OUTPUTS:Individual output for each of the local scan ports.These are buffered versions of TCK B .These TRISTATE outputs have 24mA of drive current.TRST (01-06)6O LOCAL TEST RESETS:A gated version of TRST B .These TRISTATE outputs have 24mA of drive current.A001,A1012ILOCAL PASS-THROUGH INPUTS:General purpose inputs which can be driven to thebackplane pin Y B .(Only on LSP 0and LSP 1.Only available when a single LSP is selected).These inputs have a 25K Ωinternal pull-up resistor.Y001,Y1012OLOCAL PASS-THROUGH OUTPUT:General purpose outputs which can be driven from the backplane pin A B .(Only on LSP 0and LSP 1.Only available when a single LSP is selected).These TRISTATE outputs have 12mA of drive current.TRIST (01-03)3OLOCAL TRI-STATE NOTIFICATION OUTPUTS:This signal is high when the local scan ports are TRI-STATEd .These pins are used for backplane physical layer changes (i.e.;TTL to LVDS).These TRISTATE outputs have 12mA of drive current.Note 1:Refer to the IBIS model on our website for I/O characteristics.Application OverviewADDRESSING SCHEME -The SCANSTA112architecture extends the functionality of the IEEE 1149.1Standard by supplementing that protocol with an addressing scheme which allows a test controller to communicate with specific ’STA112s within a network of ’STA112s.That network can include both multi-drop and hierarchical connectivity.In ef-fect,the ’STA112architecture allows a test controller to dynamically select specific portions of such a network for participation in scan operations.This allows a complex sys-tem to be partitioned into smaller blocks for testing purposes.The ’STA112provides two levels of test-network partitioningcapability.First,a test controller can select individual ’STA112s,specific sets of ’STA112s (multi-cast groups),or all ’STA112s (broadcast).This ’STA112-selection process is supported by a Level-1communication protocol.Second,within each selected ’STA112,a test controller can select one or more of the chip’s seven local scan-ports.That is,individual local ports can be selected for inclusion in the (single)scan-chain which a ’STA112presents to the test controller.This mechanism allows a controller to select spe-cific scan-chains within the overall scan network.The port-selection process is supported by a Level-2protocol.HIERARCHICAL SUPPORT -Multiple SCANSTA112’s can be used to assemble a hierarchical boundary-scan tree.InSCANSTA1127Application Overview(Continued)such a configuration,the system tester can configure the local ports of a set of ’STA112s so as to connect a specific set of local scan-chains to the active scan ing this capability,the tester can selectively communicate with spe-cific portions of a target system.The tester’s scan port is connected to the backplane scan port of a root layer of ’STA112s,each of which can be selected using multi-drop addressing.A second tier of ’STA112s can be connected to this root layer,by connecting a local port (LSP)of a root-layer ’STA112to the backplane port of a second-tier ’STA112.This process can be continued to construct a multi-level scan hierarchy.’STA112local ports which are not cas-caded into higher-level ’STA112s can be thought of as the terminal leaves of a scan tree.The test master can select one or more target leaves by selecting and configuring the local ports of an appropriate set of ’STA112s in the test tree.STANDARD SCANBRIDGE MODE -ScanBridge mode re-fers to functionality and protocol that has been used by National since the introduction of the PSC110in 1993.This functionality consists of a multidrop addressable IEEE1149.1switch.This enables one (or more)device to be selected from many that are connected to a parallel IEEE1149.1bus or backplane.The second function that ScanBridge mode accomplishes is to act as a mux for multiple IEEE1149.1local scan chains.The Local Scan Ports (LSP)of the device creates a connection between one or more of the local scan chains to the backplane bus.To accomplish this functionality the ScanBridge has two levels of protocol and an operational mode.Level 1protocolrefers to the required actions to address/select the desired ScanBridge.Level 2protocol is required to configuring the mux’ing function and enable the connection (UNPARK)be-tween the local scan chain and the backplane bus via an LSP .Upon completion of level 1and 2protocols the Scan-Bridge is prepared for its operational mode.This is where scan vectors are moved from the backplane bus to the desired local scan chain(s).STITCHER MODE -Stitcher Mode is a method of skipping level 1and 2protocol of the ScanBridge mode of operation.This is accomplished via external pins.When in stitcher mode the SCANSTA112will go directly to the operational mode.TRANSPARENT MODE -Transparent mode refers to a condition of operation in which there are no pad-bits or SCANSTA112registers in the scan chain.The Transparent mode of operation is available in both ScanBridge and Stitcher modes.Only the activation method differs.Once transparent mode has been activated there is no difference in operation.Transparent mode allows for the use of vectors that have been generated for a chain where these bits were not included.Check with your ATPG tool vendor to ensure support of these features.For details regarding the internal operation of the SCAN-STA112device,refer to applications note AN-1259SCAN-STA112Designers Reference.S C A N S T A 112 8Absolute Maximum Ratings(Note2) Supply Voltage(V CC)−0.3V to+4.0V DC Input Diode Current(I IK)V I=−0.5V−20mA DC Input Voltage(V I)−0.5V to+3.9V DC Output Diode Current(I OK)V O=−0.5V−20mA DC Output Voltage(V O)−0.3V to+3.9V DC Output Source/Sink Current(I O)±50mA DC V CC or Ground Current±50mA per Output PinDC Latchup Source or Sink Current±300mA Junction Temperature(Plastic)+150˚C Storage Temperature−65˚C to+150˚C Lead Temperature(Solder,4sec)100L FBGA220˚C 100L TQFP220˚C Max Package Power Capacity@25˚C100L FBGA 3.57W 100L TQFP 2.11W Thermal Resistance(θJA)100L FBGA35˚C/W 100L TQFP59.1˚C/W Package Derating above+25˚C100L FBGA28.57mW/˚C 100L TQFP16.92mW/˚C ESD Last Passing Voltage(HBM Min)2500V Recommended Operating ConditionsSupply Voltage(V CC)’STA112 3.0V to3.6V Input Voltage(V I)0V to V CC Output Voltage(V O)0V to V CC Operating Temperature(T A)Industrial−40˚C to+85˚C Note2:Absolute maximum ratings are those values beyond which damage to the device may occur.The databook specifications should be met,without exception,to ensure that the system design is reliable over its power supply, temperature,and output/input loading variables.National does not recom-mend operation of SCAN STA products outside of recommended operation conditions.DC Electrical CharacteristicsOver recommended operating supply voltage and temperature ranges unless otherwise specifiedSymbol Parameter Conditions Min Max UnitsV IH Minimum High Input Voltage V OUT=0.1V or 2.1VV CC−0.1VV IL Maximum Low Input Voltage V OUT=0.1V or0.8VV CC−0.1VV OH Minimum High Output Voltage I OUT=−100µA V CC-0.2v V All Outputs and I/O Pins V IN=V IH or V ILV OH Minimum High Output Voltage I OUT=−12mA 2.4V TDO B0,TDO B1,TRIST B0,TRIST B1,Y0B0,Y1B0,Y0B1,Y1B1,TDO(01-06),Y001,Y101,TRIST(01-03)All Outputs LoadedV OH Minimum High Output Voltage I OUT=−24mA 2.2V TMS B0,TMS B1,TCK B0,TCK B1,TRST B0,TRST B1,TMS(01-06),TCK(01-06),TRST(01-06)V OL Maximum Low Output Voltage I OUT=+100µA0.2V All Outputs and I/O Pins V IN=V IH or V ILV OL Maximum Low Output Voltage I OUT=+12mA0.4V TDO B0,TDO B1,TRIST B0,TRIST B1,Y0B0,Y1B0,Y0B1,Y1B1,TDO(01-06),Y001,Y101,TRIST(01-03)V OL Maximum Low Output Voltage I OUT=+24mA0.55V TMS B0,TMS B1,TCK B0,TCK B1,TRST B0,TRST B1,TMS(01-06),TCK(01-06),TRST(01-06)VIKL Maximum Input Clamp Diode Voltage IIK=-18mA-1.2VI IN Maximum Input Leakage Current V IN=V CC or GND±5.0µA(non-resistor input pins)SCANSTA1129DC Electrical Characteristics(Continued)Over recommended operating supply voltage and temperature ranges unless otherwise specifiedSymbol ParameterConditionsMin Max Units I ILRInput Current LowV IN =GND-45-200µA(Input and I/O pins with pull-up resistors:TDI B0,TDI B1,TMS B0,TMS B1,TRST B0,TRST B1,A0B0,A1B0,A0B1,A1B1,TDI (01-06),A001,A101)I IHInput High Current(Input and I/O pins with pull-up resistors:TDI B0,TDI B1,TMS B0,TMS B1,TRST B0,TRST B1,A0B0,A1B0,A0B1,A1B1,TDI (01-06),A001,A101)V IN =V CC5.0µAI OFFPower-off Leakage CurrentOutputs and I/O pins without pull-up resistors V CC =0V,V IN =3.6V (Note 3)±5.0µA Outputs and I/O pins with pull-up resistors±200µA I OZ Maximum TRI-STATE Leakage Current ±5.0µAOutputs and I/O pins without pull-up resistors I CC Maximum Quiescent Supply Current V IN =V CC or GND 3.8mA I CCDMaximum Dynamic Supply CurrentV IN =V CC or GND,Input Freq =25MHz68mANote 3:Guaranteed by equivalent test method.AC Electrical Characteristics:Scan Bridge ModeOver recommended operating supply voltage and temperature ranges unless otherwise specified (Note 5).Symbol Parameter Conditions Typ Max Units t PHL ,Propagation Delay 8.513.5ns t PLH TCK B0to TDO B0or TDO B1t PHL ,Propagation Delay 8.514.0ns t PLH TCK B1to TDO B0or TDO B1t PHL ,Propagation Delay 7.512.5ns t PLH TCK B0to TDO (01-06)t PHL ,Propagation Delay 7.513.0ns t PLH TCK B1to TDO (01-06)t PHL ,Propagation Delay 8.012.0ns t PLH TMS B0to TMS B1t PHL ,Propagation Delay 8.012.0ns t PLH TMS B1to TMS B0t PHL ,Propagation Delay 8.012.0ns t PLH TMS B0to TMS (01-06)t PHL ,Propagation Delay 8.012.0ns t PLH TMS B1to TMS (01-06)t PHL ,Propagation Delay 8.012.0ns t PLH TCK B0to TCK B1t PHL ,Propagation Delay 8.012.0ns t PLH TCK B1to TCK B0t PHL ,Propagation Delay 7.512.0ns t PLH TCK B0to TCK (01-06)t PHL ,Propagation Delay 7.512.0ns t PLH TCK B1to TCK (01-06)t PHL ,Propagation Delay 11.518.0ns t PLH TCK B0to TRST B1t PHL ,Propagation Delay 11.518.0nst PLHTCK B1to TRST B0S C A N S T A 11210SCANSTA112 AC Electrical Characteristics:Scan Bridge Mode(Continued)Over recommended operating supply voltage and temperature ranges unless otherwise specified(Note5).Symbol Parameter Conditions Typ Max Unitst PHL,Propagation Delay12.018.5nst PLH TCK B0to TRST(01-06)t PHL,Propagation Delay12.018.5nst PLH TCK B1to TRST(01-06)t PHL Propagation Delay8.512.5ns TCK Bn to TRIST Bnt PHL Propagation Delay8.012.0ns TCK Bn to TRIST(01-03)t PZL,Propagation Delay9.014.5nst PZH TCK Bn to TDO Bn or TDO(01-06)t PHL,Propagation Delay 6.09.0nst PLH An to YnAC Timing Characteristics:Scan Bridge ModeOver recommended operating supply voltage and temperature ranges unless otherwise specified(Notes4,5).Symbol Parameter Conditions Min Max Unitst S Setup Time 2.5ns TMS Bn to TCK Bnt H Hold Time 1.5ns TMS Bn to TCK Bnt S Setup Time 3.0ns TDI Bn to TCK Bnt H Hold Time 2.0ns TDI Bn to TCK Bnt S Setup Time 1.0ns TDI(01-06)to TCK Bnt H Hold Time 3.5ns TDI(01-06)to TCK Bnt REC Recovery Time 1.0ns TCK Bn from TRST Bnt W Clock Pulse Width t R/t F=1.0ns10.0ns TCK Bn(H or L)t W L Reset Pulse Width t R/t F=1.0ns 2.5ns TRST Bn(L)F MAX Maximum Clock Frequency(Note6)t R/t F=1.0ns25MHzNote4:Guaranteed by Design(GBD)by statistical analysisNote5:R L=500Ωto GND,C L=50pF to GND,t R/t F=2.5ns,Frequency=25MHz,V M=1.5VNote6:When sending vectors one-way to a target device on an LSP(such as in FPGA/PLD configuration/programming),the clock frequency may be increased above this specification.In Scan Mode(expecting to capture returning data at the LSP),the F MAX must be limited to the above specification.11AC Electrical Characteristics:Stitcher Transparent ModeOver recommended operating supply voltage and temperature ranges unless otherwise specified (Note 5).Symbol ParameterConditionsTypMax Units t PHL ,Propagation Delay12.5nst PLH TDI B0to TDO B1,TDI B1to TDO B0t PHL ,Propagation Delay12.5nst PLH TDI B0to TDO 01,TDI B1to TDO 01t PHL ,Propagation Delay 12.5nst PLH TDI LSPn to TDO LSPn+1t PHL ,Propagation Delay12.5nst PLH TMS B0to TMS B1,TMS B1to TMS B0t PHL ,Propagation Delay12.5nst PLH TMS B0to TMS (01-06),TMS B1to TMS (01-06)t PHL ,Propagation Delay12.5nst PLH TRST B0to TRST B1,TRST B1to TRST B0t PHL ,Propagation Delay12.5nst PLHTRST B0to TRST (01-06),TRST B1to TRST (01-06)Timing Diagrams20051236Waveforms for an Unparked STA112in the Shift-DR (IR)TAP Controller StateS C A N S T A 112 12Timing Diagrams(Continued)20051238Reset Waveforms20051239Output Enable WaveformsCapacitance &I/O CharacteristicsRefer to National’s website for IBIS models at /scanSCANSTA11213Physical Dimensionsinches (millimeters)unless otherwise noted100-Pin BGANS Package Number SLC100a Ordering Code SCANSTA112SM100-Pin TQFPNS Package Number VJD100a Ordering Code SCANSTA112VSS C A N S T A 112 14NotesLIFE SUPPORT POLICYNATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.As used herein:1.Life support devices or systems are devices orsystems which,(a)are intended for surgical implant into the body,or(b)support or sustain life,and whose failure to perform when properly used in accordance with instructions for use provided in the labeling,can be reasonably expected to result in a significant injury to the user.2.A critical component is any component of a lifesupport device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system,or to affect its safety or effectiveness.BANNED SUBSTANCE COMPLIANCENational Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification(CSP-9-111C2)and the Banned Substances and Materials of Interest Specification (CSP-9-111S2)and contain no‘‘Banned Substances’’as defined in CSP-9-111S2.National Semiconductor Americas CustomerSupport CenterEmail:new.feedback@ Tel:1-800-272-9959National SemiconductorEurope Customer Support CenterFax:+49(0)180-5308586Email:europe.support@Deutsch Tel:+49(0)6995086208English Tel:+44(0)8702402171Français Tel:+33(0)141918790National SemiconductorAsia Pacific CustomerSupport CenterEmail:ap.support@National SemiconductorJapan Customer Support CenterFax:81-3-5639-7507Email:jpn.feedback@Tel:81-3-5639-7560 SCANSTA112 7-port Multidrop IEEE 1149.1 (JTAG) MultiplexerNational does not assume any responsibility for use of any circuitry described,no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.。

TP112中文资料

TP112中文资料

TP112100Base-TX/FX Converter1TP112-DS-P02 Jan 5, 2000Featuren 100Base-TX IEEE 802.3u compatible n Full and Half duplex with Auto-negotiation n Fully integrated adaptive equalizers n 125MHz clock generator and clock recoveryn Include transmit waveform shaping to reduce EMI andfiltern Include baseline wander correctionn Support one TX interface and one Fiber moduleinterface(ECL interface).n Support transmit, receive/link, full duplex LED n Single 5 Voltage supply operation n 128-pin PQFPGeneral DescriptionThe TP112 is a single chip media converter for 100Base-TX to 100Base-FX. The TP112 support one 100Base-TX port over CAT5 twisted pair cable and one ECL interface to connect with fiber module to apply in 100Base-TX/FX converter application. On the 100Base-TX side, The TP112 is directly connected to external transformersThe chip performs data recovery, clock recovery, adaptive equalization, auto negotiation, and baseline wander correction function. The TP112 is compliant with the IEEE 802.3u standard.Typical Applicationn 100Base-TX to 100Base-FX ConverterTP1122TP112-DS-P02 Jan 5, 2000PIN AssignmentsNC A G N DFXRDP FXRDM FXSD AVCC FXTDM FXTDP AGND BGRES DGND BGGND DVCC DVCC FXLRLED*HALFONLYMDC MDIO NCNC DVCC NC DVCC DVCC FXTLED*DGND TXER1NC AGND NC NC AVCC NC NC AGND DVCC OSCI/X1X2DGNC DVCC DGND NC FDXLED*NC NC NC DVCC NC NC RESET*TXLED*LRLED*DGND RXD00RXD10T X E R 0T X D 30T X D 20T X D 10T X D 00D V C CT X C L K 0T X E N 0DGND R X D 01R X D 11R X D 21R X D 31R X C L K 1DVCC R X E R 1R X D V 1N CD V C CD G N DFORCEONTXD31TXD21TXD11TXD01TXCLK1T X E N 1N CD V C CN CD V C CD G N DTMODENC NC RXD20RXD30RXCLK0DVCC RXER0RXDV0N CD G N DA V C CAVCC A V C CA V C CA V C CDVCC G N DAVCC T X O PT X O MA G N DA G N DR X I PR X I MA G N DAGND AVCC A G N DA V C CN CA G N DN CN CA V C CA G N DN CA V C CA G N DA G N DA V C CTP1123TP112-DS-P02Jan 5, 2000PIN DescriptionTYPE DESCRIPTION I Used as Input pin O Used as Output pin I/O Used as Input and Output pin O Used as Output with Open DrainPIN NO. LABEL TYPE DESCRIPTION Media Connections104,105 RXIP ,RXIM IReceiver Pair Differential data from external transformers RD ± pair. 111,110 TXOP ,TXOM OTransmit Pair Differential data to external transformers TD ± pair. 1,2 FXRDP ,FXRDM IFiber Receiver Data Pair Used to receiver the data from the fiber transceiver module, need external pull high resistor and pull low resistor, depend on impedance match of the fiber transceiver module. 8,7 FXTDP ,FXTDM OFiber Transmit Data Pair It used as output the data into the fiber transceiver module, need external pull high resistor and pull low resistor, depend on impedance match of the fiber transceiver module. 3 FXSD IFiber Signal Detect Used as an input pin from the Fiber transceiver module to indicate a valid signal quality had been detect.MII Interface59 30 TXER0 TXER1 ITransmit Error Active high. When an error happened in the transmit datastream.52 39 TXEN0 TXEN1 ITransmit Enable Active high. Indicate 4B data valid on TXD[3:0]53 35 TXCLK0 TXCLK1 I/OTransmit Clock Output is 25MHz continuous clock.58,57,56,55 31,32,33,34 TXD[3:0]0 TXD[3:0]1 ITransmit Data Input 4B transmit data.65 45 RXDV0 RXDV1 O3sReceive Data valid Active high. Indicates that a received frame is in progress,and data on RXD pin is valid 70 46 RXER0 RXER1 OReceive Error It Indicate that there's an error during a receive frame whenhigh72 47 RXCLK0 RXCLK1 OReceive Clock 25MHz output. The clock is recovered from the incoming dataon the cable inputs 73,74,75,76 48,49,50,51 RXD[3:0]0 RXD[3:0]1 OReceive Data Output 4B data output and synchronously to RXCLK.TP1124TP112-DS-P02 Jan 5, 2000PIN Description (continued)PIN NO. LABEL TYPE DESCRIPTION Modes36 MDC IManagement Data Clock MII management data clock input, maximum clock rate is 2.5MHz37 MDIO I/OManagement Data I/O MII management data input/output 19 TMODE ITest Mode Active high. Set TP112 into test mode, and low for normal operation. There’s an internal pull low resistor so default is normal operation18 HALFONLY I/IPL Half Duplex Mode Only 1: half duplex 0: full duplex15 FORCEON I/IPLForce Mode Enable 1: force mode enable0: auto negotiation mode enableLEDs69 FDXLED* OFull Duplex LED Before link OK, this pin is tri-stated. After link OK this pin indicate current duplex operation for TP112. High for half duplex and low for full duplex 78 28 LRLED* FXLRLED* OLink/Receive LED Active low. Indicates the link status of the port, driven lowwhen link to the port is good. Output for 20mS clock while the TP112 is receiving data from external media 79 27 TXLED* FXTLED* OTransmit LED Active low. Indicates that data is being transmittingReset & Clock80 RESET* IReset Active low. Reset TP112, remain low at least 1us. 91 OSCI/X1 IOscillator input or crystal input (25MHz±50ppm).90 X2 O Crystal output. Leave it unconnected (i.e., as a NC pin) whenoscillator is used.Current Reference10 BGRES IBand Gap Resistor A 6.2KOhm 1% resistor that supply 200uA reference current for receive11 BGGND IBand Gap Resistor Ground Band gap resistor ground reference inputTP1125TP112-DS-P02Jan 5, 2000PIN Description (continued)PIN NO.LABELTYPEDESCRIPTIONPower & Ground 4,5,12,97,98, 103,108,112, 114,117,116 121,126 AVCC I Analog VCC +5V 9,93,101,102, 106,107,109, 113,115,120, 122,123,127,128 AGND I Analog Ground 0V13,16,17,23, 25,26,41,43, 61,62,77,83, 86,88,92, DVCC I Digital VCC +5V 14,29, 42,54,63,71, 85,87,89 DGND I Digital Ground 0V 6,20,21,22,24, 38,40,44,60,64, 66,67,68,81,82, 84,94,95,96, 99,100,118,119,124,125NCNo ConnectionTP1126TP112-DS-P02 Jan 5, 2000Absolute Maximum RatingSupply Voltage.......................VCC –0.25 to VDD +0.25V Storage Temperature ....................................-65 to 150°C Ambient Operating Temperature (Ta).................0 to 70°CStresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional operation under these conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect product reliability.Electricaln Operating ConditionsParameter Sym. Min. Typ. Max. Unit Conditions AVCC 4.75 5 5.25 VSupply Voltage DVCC 4.75 5 5.25 V VCC =5.0VPower Consumption ICC TBD Wn Input ClockParameter Sym. Min. Typ. Max. Unit Conditions Frequency 25 MHz Frequency Tolerance -50 +50 PPMn I/O Electrical CharacteristicsParameter Sym. Min. Typ. Max. Unit Conditions Input Low Voltage I V IL 0.8 V Input High Voltage I V IH 2.0 V Output Low Voltage O V OL 0.4 V I OH =4mA, VCC=5.0V Output High voltage O V OH 2.4 V I OL =4mA, VCC=5.0Vn TX Transceiver Electrical CharacteristicsParameter Sym. Min. Typ. Max. Unit ConditionsTransmitterPeak Differential Output Voltage V P 0.95 1.0 1.05 V Signal Amplitude Symmetry - 98 100 102 % Signal Rise/Fall Time T RF 3 4 5 ns Rise/Fall Time Symmetry T RFS 0.5 ns Duty Cycle Distortion - 0.5 ns Overshoot V O 5 %TP112 Order InformationPart No. PIN NoticeTP112 128 PIN PQFP -7TP112-DS-P02Jan 5, 2000TP1128TP112-DS-P02 Jan 5, 2000Package DetailQFP 128L Outline DimensionsUnit: Inches/mmDimensions In InchesDimensions In mmSymbol Min. Nom. Max. Min. Nom. Max. A 1 0.010 0.014 0.018 0.25 0.35 0.45 A 2 0.107 0.112 0.117 2.73 2.85 2.97b 0.007 0.009 0.011 0.17 0.22 0.27c 0.004 0.006 0.008 0.09 0.15 0.20 H D 0.669 0.677 0.685 17.00 17.20 17.40 D 0.547 0.551 0.555 13.90 14.00 14.10 H E 0.906 0.913 0.921 23.00 23.20 23.40 E 0.783 0.787 0.791 19.90 20.00 20.10 e - 0.020 - - 0.50 - L 0.025 0.035 0.041 0.65 0.88 1.03 L 1 - 0.063 - - 1.60 - y - - 0.004 - - 0.10θ0°-12°0°-12°Note:1. Dimension D & E do not include mold protrusion.2. Dimension B does not include dambar protrusion.Total in excess of the B dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot.。

LOC111SSN中文资料

LOC111SSN中文资料

LOC111 PinoutÐLED +LED +V cc1I 1N/C N/C +V cc2I 2LOC111Linear OptocouplersApplicationsFeaturesDescriptionApprovalsOrdering InformationPin Configuration•Modem Transformer Replacement With No Insertion Loss•Digital Telephone Isolation•Power Supply Feedback Voltage/Current •Medical Sensor Isolation •Audio Signal Interfacing•Isolation of Process Control Transducers•8 Pin Flatpack or DIP PAckage (PCMCIA Compatible)•Couples Analog and Digital Signals •Wide Bandwidth (>200kHz)•High Gain Stability•Low Input/Output Capacitance •Low Power Consumption •0.01% Servo Linearity •THD 87dB Typical•Machine Insertable, Wave Solderable•Surface Mount and Tape Reel Versions Available •VDE Compatible•UL Recognized: File Number E76270•CSA Certified: File Number LR 43639-10•BSI Certified:•BS EN 60950:1992 (BS7002:1992)Certificate #:7344 •BS EN 41003:1993Certificate #:7344The LOC111 Single Linear Optocoupler features an infrared LED optically coupled with two phototransis-tors. One feedback (input) phototransistor is used to generate a control signal that provides a servomech-anism to the LED drive current, thus compensating for the LEDs nonlinear time and temperature charac-teristics. The other (output) phototransistor provides an output signal that is linear with respect to the servo LED current. The product features wide band-width, high input to output isolation and excellent servo linearity.K3 Sorted Bins Bin A = 0.550-0.605Bin B = 0.606-0.667Bin C = 0.668-0.732Bin D = 0.733-0.805Bin E = 0.806-0.886Bin F = 0.887-0.974Bin G = 0.975-1.072Bin H = 1.073-1.179Bin I = 1.180-1.297Bin J = 1.298-1.426•The LOC111 is shipped in anti-static tubes of 50 pieces. Each tube will contain one K3 sorted bin.•Bin designation marked on each device (A-J).•For customers requiring selected bins D E F G we offer part numbers LOC111 or LOC112.•Orders for the LOC110 product will be shipped using bins avail-LOC111 and LOC112 Bins D,E,F,G.2Derate Linearly 6.67 mW/°CLOC111Absolute Maximum Ratings are stress ratings. Stresses inexcess of these ratings can cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the opera-tional sections of this data sheet is not implied. Exposure of the device to the absolute maximum ratings for an extended period may degrade the device and effect its reliability.Absolute Maximum Ratings (@ 25o C)Electrical CharacteristicsLOC111 PERFORMANCE DATA*LOC111DimensionsMECHANICAL DIMENSIONSLOC111 MECHANICAL DIMENSIONSDimensionsFor additional information please visit our website at: Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare’s Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to sup-port or sustain life, or where malfunction of Clare’s product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.Specification: DS-LOC111-R6.0。

t112说明书

t112说明书

i Live Fixed Format SystemsGetting Started GuidePublication AP7141This guide is intended to help the new user quickly learn to configureand operate the fixed format iLive audio mixing system. Fixed formatand modular iLive components are fully compatible with each other letting you mix and match any combination of MixRack and Surfaceaccording to application and budget.ALLEN &HEATHSafety InstructionsBefore starting, read the Important Safety Instructions printed on the sheet supplied with the equipment. For your own safety and that of the operator, technical crew and performers, follow all instructions and heed all warnings printed on the sheet and on the equipment panels.System operating firmwareThe feature set of the iLive is determined by the firmware (operating software) that runs it. Firmware is updated regularly as new features are added and improvements made, and is available for download from the Allen & Heath web site. This guide relates to Version 1.6 firmware. Some of the details shown in this guide may differ from those in the current release of firmware. Refer to the web site for the latest version and read the Release Notes that come with each version of firmware for further details.Further informationFor further information, refer to the iLive Reference Guide and the user guides associated with each system component.Refer also to the iDR MixRack Getting Started Guide AP7445 which presents further information on the DSP architecture and Port B audio networking options.Use the HELP MANUAL available from the iLive Surface TouchScreen UTILITY menu and the Editor software.Refer to the Allen & Heath web site for the latest information on iLive and additional resources for download.iLive Fixed Format Systems Getting Started Guide AP7141 Issue 2Copyright © 2010 Allen & Heath. All rights reservedManufactured in the United Kingdom by Allen & Heath Limited, Kernick Industrial Estate, Penryn, Cornwall, TR10 9LU, UK Table of Contents Introduction (5)System components (6)T Series control layout (7)R Series control layout (8)Step 1 –Connect and power up (9)ACE audio/control link between MixRack and SurfaceNetwork settingsBooting the system up and powering down, the Status screenStep 2 -Load a Template Show as a starting point (11)Choose your console applicationLoad a Template Show and choose your surface typeIdentify the socket patching and connect the audioStep 3 –A few things to know before starting (12)Become familiar with the operating principlesStep 4 –Name and colour channels (14)Using the virtual write-on stripStep 5 –Work with the channel processing (15)One button access to the preamp, dynamics, EQ, delayPreamp Gain Sharing using TrimsGEQ on fadersStep 6 -Work with the mix (16)One button access to the assignments, pre/post settings and levelsThe Routing screenWork with the FXDCAs and mute groupsChannel GangingCOPY / PASTE /RESETStep 7 –Patching signals (19)Input, output and insert patchingStep 8 –Customise your configuration (22)Change the strip layoutChange the mix bus configurationStep 9 -Save your settings (23)The memories – User Profiles, Libraries, Scenes, ShowsSystem Example (26)FOH/Monitor dual system using digital mic splitDefault Template Show Layout (27)Format, strip layout and socket patching of the FOH_LRSub ShowBasic system The MixRack (mix engine and most of the I/O) can be positioned on stage, and the Surface (control and local I/O) at the FOH mix position. A single CAT5 cable up to 120m long transports control and local audio between them using the ACE port.audio network slot to create a digital mic split between two systems over a single cable, for example using the ACE or EtherSound card option. Add a network link if the two systems are to be accessed over the same network using your laptop. The network link can be tunnelled via the single cable ACE connection.Operating without a Surface Leave your Surface at home and control iLive using just your laptop for compact or discreet mixing situations. You could add one or more PL Series controllers if you want to assign some physical control, for example important channels, DCAs or master levels.SystemsIntroductionThe fixed format iLive is an evolution of the flagship modular iLive digital live mixing range with all theperformance and power of its bigger brother in a compact and affordable, easy to use package. Itseparates the DSP mix engine from the control surface allowing the rack to be positioned on stage andthe surface at the FOH (front of house) mix position, linked by a single long distance CAT5 cable carryingcontrol and local FOH audio between them. The fixed format iLive Series comprises 3 sizes of rack and 3surfaces with non-modular audio I/O giving the user a choice of system according to budget or application. The iLive-R72 Surface can be rack mounted providing all the power of a much bigger systemin a compact package. These are also compatible with the modular rack and surface options availablewithin the standard iLive range, perfect for rental companies who may stock both.Ethernet allows additional or alternative control using wired or wireless laptops running the iLive Editorsoftware. An audio networking slot provides the option to interface with industry standard networks such as EtherSound or MADI, create a digital mic splitter to link FOH/Monitor systems, connect to digital multitrack recorders, personal monitor systems and more. Further control possibilities include MIDI and the Allen & Heath range of PL Series remote controllers. iLive is fully configurable – the 64x32 mix architecture can be assigned as any combination of mono or stereo groups / auxes / FX / main mix / and matrix, the surface fader strips arranged with any channel or master assigned anywhere to suit your way of mixing, channels and masters named and coloured, physical and network sockets patched, soft keys and PL remote devices assigned… In fact, you can design your own mixer! Settings can be stored in various memory types, and transferred between systems or archived to computer using a USB key.The iLive is the perfect introduction to digital mixing for new users or operators familiar with analogueconsoles. Its analogue style control interface and extensive visual feedback make it quick to learn, reduce operator errors, and allow the fast access most important to live sound mixing.This guide takes you through the quick first steps in learning to use iLive. A little time spent during a quietmoment pressing buttons and navigating through the various screens should help you become familiarwith its more advanced features and capabilities. Refer also to our web site and the other user guidesand resources available for the iLive family.Big Surface - iLive-T112Small Surface - iLive-T80Big MixRack - iDR-48Small MixRack - iDR-32The fixed format iLive is compatible withits bigger brother the fully modular iLiveSeries. Both run the same operatingfirmware and their Show data isinterchangeable meaning files can beloaded on any system combination using aUSB key. Systems and components fromeach can be interconnected via thenetwork.iLive SeriesRack mount Surface – iLive-R72System componentsPL-6PL-5The MixRack is the heart of the digital audio processing system, housing the 64x32 DSP mix engine together with control and audio networking interfaces. The 64x32 architecture can be configured for mono/stereo and type of mix (group, aux, mains, matrix). The system provides full dynamics, EQ and delay processing for all inputs and masters, 8 built-in ‘RackExtra’ effects and 16 DCA groups. The FX returns add to the 64 input channels to allow up to 72 sources to the mix. All racks provide the full 64x32 DSP processing and differ only in the number of Mic/Line inputs and XLR line outputs available. The Port B option allows digital mic splitting and system expansion from a choice of audio networking cards.iDR-48 Biggest rack:48 Mic/Line inputs 8U 24 XLR line outputs iDR-32 Mid sized rack: 32 Mic/Line inputs 6U 16 XLR line outputsiDR-16 Smallest rack: 16 Mic/Line inputs 3U8 XLR line outputsThe Surface is simply a network controller for the MixRack. It has a built-in interface for local audio which is transported to and from the MixRack via the ACE connection along with the Ethernet control. Each bank of faders has 4 or 6 layers providing a total of 72, 80 or 112 control strips depending on Surface size. These strips are freely assignable as inputs, mix masters or DCAs in any combination. The Surfaces offer the same control, the difference being a reduced rotary control section for the smaller models. All processing is available using the TouchScreen.iLive-T112 Biggest surface:28 faders, 4 layers = 112 strips16 local line in = 8 TRS, 4 RCA, 2 SPDIF (digital) 14 local out = 8 TRS, 2 RCA, 1 SPDIF, MonitoriLive-T80 Mid sized surface:20 faders, 4 layers = 80 strips8 local line in = 4 TRS, 2 RCA, 1 SPDIF10 local out = 4 TRS, 2 RCA, 1 SPDIF, MonitoriLive-T80 Smallest surface:12 faders, 6 layers = 72 strips8 local line in = 4 TRS, 2 RCA, 1 SPDIF10 local out = 4 TRS, 2 RCA, 1 SPDIF, MonitorPL Series controllers A range of remote controllers is available with assignable switches, LEDs, encoders and faders. A PL-8 4in/4out GPIO controller is also available. These connect to the MixRack via the PL-Anet serial port using CAT5 cable and can be configured using the Surface or laptop. The PL-9 hub is allows star point instead of daisy chain connection. More information on the PL Series is available on the Allen & Heath web site.PL-3 PL-4PL-9 HubPL-10Channel Processing Strip Analogue style control section with dedicated rotary controls, switches and meters for the channel or mix preamp, HPF, gate, PEQ, compressor and limiter/de-esser. Press the strip SEL key to access the processing of the channel or master assigned to it. The controls illuminate when they are available.TouchScreen For status display, system setup and memory management. To see an alternative graphical view of the processing for the channel or master currently selected make sure none of the keys below the screen is selected.Fader Banks Independent groups of fader strips with 4 layers each.Provides control of the Input channel, FX return, Mix master or DCA assigned to it.SEL opens the channel processing for the selected strip.MIX presents the sends for the selected strip on faders (orencoders) and assignments and pre/post settings in the strip LCD windows.Soft Keys 8 user assignable keysVirtual write-on strip Name and colourPAFL monitor and SIPTalkback . Hold down TB ASSIGN and press the master MIX keys to assign.Copy/Paste/Reset edit keysDimmerScene GO recall keys. These can be disabled.SCENE SAFES to prevent selected channels being overwritten by the memories. Hold down SAFES and press MIX keys to toggle on or off.ASSIGN and PRE/POST access keys for the selected mix. While a MIX is active:Hold down ASSIGN and press strip MIX keys to toggle the assignments on or off. Hold down PRE/POST and press strip SEL keys to toggle pre or post fade.Hold down ROTARY SHIFT to access the second encoder function if it has one.Hold down ALT VIEW to view the channel orsocket numbers in place of the name in the LCD windows.GEQ FADER FLIP to present the GEQ across the faders.FREEZE IN LAYERS to keep a channel visible across all layers. Hold down and press strip MIX keys.VGA port for external monitor (same view as TouchScreen).For future use… 2x USB ports. Plug your USB key in here.Local PAFL monitor outputAssignable local audio inputs and outputs.Rows A , C = inputsRows B , D = outputs. Balanced TRS jack RCA phonoRCA digital (SPDIF)Surface to MixRack link ACE (audio and control overEthernet) CAT5 cable up to120m (400 feet)Additional Ethernet ports for connecting laptops and wireless router.MIDI in and out Lamp socketsIECmains power inputChannel Processing Select Press this key to access the processing for the selected channel using the TouchScreen. Controls for the preamp, EQ, dynamics, delay and insert setup are presented. Use the touch controls and screen rotary to adjust the parameters. TouchScreen keys When these keys are off the screen displays system status. When these keys are off and a strip SEL is active the screen presents the associated channel processing. Use these keys to access system setup and memory management. These override the channel processing view.Fader Banks Twoindependent groups of fader strips with 6 layers each. Provides control of the Input channel, FX return, Mix master or DCA assigned to it.SEL opens the channelprocessing for the selected strip in the TouchScreen.MIX presents the sends for the selected strip on faders (or encoders) and assignments and pre/post settings in the strip LCD windows.Soft Keys 8 user assignable keysVirtual write-on strip Name, colour and mix statusTalkback Hold down TB ASSIGN and press master MIX keys to assign.Copy/Paste/Reset edit keysHold down then press a SEL or MIX key to copy or reset parameters. DimmerScene GO recall keys. These are disabled by default. Use the SURFACE Preferences option to enable. SCENE SAFES to prevent selected channels being overwritten by the memories. Hold down SAFES and press MIX keys to toggle on or off.ASSIGN and PRE/POST access keys for the selected mix. While a MIX is active:Hold down ASSIGN and press strip MIX keys to toggle theassignments on or off. To assign all use the master MIX key. Hold down PRE/POST and press strip SEL keys to toggle pre or post fade. To assign all use the master SEL key.Hold down ROTARY SHIFT to access the second encoder function if it has one.Hold down ALT VIEW to view the channel orsocket numbers instead of name in the LCDs. You can choose to access GAIN using the strip rotaries while the key is pressed.GEQ FADER FLIP to present the GEQ across the faders.FREEZE IN LAYERS to keep a channel visible across all layers. Hold down and press strip MIX keys.VGA port for external monitor (same view as TouchScreen).For future use…2x USB ports.Plug your USB key in here.Assignable local audio inputs and outputs.Row A = inputs. Row B = outputs. Balanced TRS jack line level RCA phono line level SPDIF digital (2 channel)120m (400 feet)laptops and wireless router.MIDI in and outLamp socketIEC mains power input. Plastic clip to secure power cable.TouchScreen rotary control.Illuminates orange when it is active. Headphones level controlCLEAR ALL PAFL Press once to clear any active Input PAFL. Press again to clear Output PAFL.Input PAFL overrides Output PAFL. Talkback Mic Input and level trim. Recessed switch to select 48V phantom power.System hard reset jumpersStep 1 – Connect and power upAdding PL Series controllersUse CAT5 cable to connect the MixRack PL-Anet port to the PL device IN socket. Daisy chain OUT to the next unit, or use a PL-9 hub for star connection. Make sure the terminator provided is plugged into OUT of the last device in the chain.Note: Once connected, the PL controls need to be configured. Settings can be saved as library items.Adding laptop controlCheck that your laptop meets the systemrequirements for running the iLive Editor software. Read the Release Notes that come with the software.Make sure the laptop and wireless router have network addresses compatible with the iLive system.Plug your laptop or wireless router network connection into any one of the NETWORK ports at the Surface or MixRack.Start the iLive Editor program and connect online.Network settingsiLive communicates over a TCP/IP network. There are 3 main components – the MixRack, Surface and TouchScreen (built into the surface). These and any other network devices such as a wireless router and laptop need compatible network addresses. Factory defaults are: MixRack 192.168.1.1 Sub mask 255.255.255.0 Surface 192.168.1.2TouchScreen 192168.1.3If you use static IP addressing for your laptop we recommend you set:Laptop 192.168.1.10 Sub mask 255.255.255.0 Router 192.168.1.245If the addresses or unit names have beenchanged and your system fails to connect, or you need to reset the settings, refer to theTroubleshooting page in the TouchScreen HELP.Connect Surface to MixRackPlug a CAT5 cable up to 120m * (400 feet) between the Surface and MixRack ACE ports. An 80m drum of suitable cable is available from Allen & Heath (part number AH7000).Note: You only need one connection between the Surface and MixRack. The control network data is transported with the audio via the single cable ACE link. You do not need a second cable for the network link.Note *: Maximum cable length depends on cable type. Refer to the Allen & Heath web site for information on recommended cables.NETWORKPL-ANETACETermination IN OUT INThe MixerThe Control SurfaceiLive Editor software. Download fromSwitch power onSwitch on the MixRack and Surface bypressing their rear panel power ONswitches. If you need to switch them onone at a time then switch on the MixRackfirst.The system remembers the settings onpower down. These are restored next timeyou switch the system on.Boot up timeMixRack It takes around 15 seconds forthe DSP to start passing audio with thesame settings current at last power down.You should hear the relays click as theyconnect the outputs once the MixRack hasbooted.Surface In just over 1 minute the stripLCD displays turn on and the Surface isready to take control of the mix.TouchScreen It takes a little longer forthe TouchScreen to complete its boot upprocess. In around 2 minutes the screen isready and the system fully booted.Status indicatorsOnce booted, check that the blue POWERON indicators are lit and the varioussystem status LEDs indicating correctly.Secure the mains cable inthe clip provided here.At the MixRack:Indicates that theaudio is sync locked tothe selected clocksource.At the Surface:Indicates that thesurface audio is synclocked to the MixRack.The yellow Lnk/Act LEDs forconnected sockets flash at asteady rate once the link isestablished.If one or more pulse at a slowrate or the red Err LED remainslit then check that the cablesare correctly plugged in and arenot faulty.The STATUS screenWith all the TouchScreen keys turned off and no channel selected the screen displays status information about the system. A red cross displays in place of the green tick if a problem is detected. A yellow triangle also displays in the lower toolbar.Displays the current firmwareversion loaded. A red crosswarns if a software error hasbeen detected. The green tickshould return after viewing theEvent Log in the UTILITY /Diagnostics screen.Indicates that the MixRackis sync locked to theselected audio clocksource.A green tick indicates that thetemperature sensed within the rack andsurface is within normal operating range.Information about the ACE Surface to MixRack audio/controlconnection. Status displays error detection over the previousminute in time, green = none, yellow = few, red = many errors.Net Bridge indicates correct operation of the Ethernet link overACE. Surface Lock indicates that the Surface audio is synclocked to the MixRack.If an optional audio networkcard is fitted to the MixRackPort B slot then its statusinformation is displayed here.Real time clock. You can changethe time using the UTLITY /Configuration screen.Step 2 – Load a ‘T emplate Show’ as a starting pointThe iLive has a fully configurable audio architecture and control layout and socket patching letting you customise the way you work. It would be a daunting task for the new user if we gave them a ‘blank canvas’ to start from scratch. Instead we have provided a set of ‘Template’ Show memories which give you a choice of classic console format to load in as a quick starting point. These emulate the familiar architecture and logical layout of well equipped analogue consoles. Once you are comfortable working with iLive you can make changes to your set up and save these as your own ‘User’ Shows.A default show is already loaded when the iLive is shipped from the factory. This is FOH_LRSub . Details of the layout and patching of this show are presented on the rear cover of this guide.Note: Recalling a Show overwrites all the system settings including the DSP mix architecture, Surface configuration, current parameters, all the Scene and Library memories. If you want to keep the current configuration make sure you archive it as a User Show before recalling the new Show. Template Shows available: FOH These make a good starting point for general purpose live mixing whether FOH only or mixing monitors from FOH. They provide a classic Group / Aux / Mains / Matrix bus architecture and differ only in the type of main mix configured. MON These recall a format and layout suitable for dedicated monitor mixing, with a combination of mono and stereo auxes and engineer’s dual Wedge/IEM monitor. SLAVE Use these when the system gets its inputs from a ‘master’ console via a digital mic split such as Ace or EtherSound.Load a Template ShowPress the UTILITY key below the TouchScreen -UTILITY / Configuration / Show Manager .Highlight the Templates item. Touch the + buttonto expand the tree. Select a show from the list andtouch Recall. A show takes around 2 minutes to load depending on the amount of data stored.Recall the layout for your SurfaceWhen the recall has finished, a 'Hello' message isdisplayed on the strips. This is to remind you to load a Scene to match your iLive model. The Scenerecalls the strip layout for your Surface size andconfigures the output patching for either thestandard iLive or the T Series. Press the SCENESkey below the TouchScreen - SCENES / (Surface name) / Recall SceneCustomise and save your settingsYou may wish to make changes to the configurationand save the new settings as a User Show. Before you do this we suggest you Delete Scene 1 - 14 toclear them ready for your own application.Step 3 – A few things to know before startingBefore working with the iLive familiarise yourself with its control layout and operating principles.Two important keysSEL - Select the channel processing. View and adjust theparameters for that channel. Within the processing sectionuse these keys to open individual processing blocks on thescreen, or press and hold to send the signal at that point tothe PAFL system. These keys are also used when copyingor resetting processing parameters, and for setting upganging, name & colour and strip layout.MIX- Select the mix you want to work with. View and adjustthe assignments, pre/post settings, levels and pan. There isan option to choose to use either fader or rotary sends foreach Aux or Matrix mix. These keys are also used whenassigning and copying mix parameters, and setting talkbackassignments, channel safes and more.Fader Strip LCD displayThe TouchScreen provides access to the FX, setupand utility functions and presents an alternativegraphical view of the channel processingparameters.Touch a parameter box and change its value usingthe screen encoder. To return to the root menu forany screen mode touch the Return button.Note - To display the channel parameters on thescreen make sure all the mode keys next to thescreen are turned off, or press the CHANNELPROCESSING key. A selected screen key overridesthe parameter view.Note - Do not leave the screen inNAME/COLOUR, MIXRACK or SURFACE setupmode as these change the function of the SELkeys.DCA statusOn = The channel is assigned to one or more DCA groups.Set your operating preferencesPAFL – Choose:Additive or auto cancel mode when you press more than onePAFL key.Options for the MIX and SEL keys to follow PAFL keypresses. For example, pressing a single key can route thesignal to the PAFL monitor, open its channel processing andpresent its mix and assignments on the strips.PFL level trim balance relative levels between PFL and AFL.Main mix to PAFL monitor level. Set to ‘-inf’ (off) to silence the monitor when no PAFL is selected.Note – Input PAFL overrides Output (mix) PAFL overrides main mix.SURFACE / PreferencesUse this screen to set your preferences to:Link the fader Banks when you press the Layer keys. Display dB values on the strip LCDs when you move faders and encoders.Set momentary or latching TALK switch operation.Enable the Scene Up/Down/GO recall keys near the faders. Enable Scene edit confirmation popup screens to help prevent accidental overwriting of settings.Choose the temperature display units in degree C or F. Show the peak frequency activity on the RTA display.Set the strip LCD contrast.Note - To avoid accidental scene recall make sure Enable Scene Up/Down/Go is turned off unless you need to use the GO keys next to the faders, and turn on the Scene confirmation.ALT VIEW keyNaming channels overwrites their channel numbers in thestrip LCD displays. You can hold down the ALT VIEW keynear the faders to temporarily view the numbers. Use theSURFACE / Alt View Setup screen to choose whichinformation to display when ALT VIEW is pressed. You canselect channel number, physical socket number or dB value.You can also choose to access channel GAIN on the striprotary controls while in ALT VIEW mode, and change the primary, shifted and alt functions.FREEZE IN LAYERS keyYou can temporarily 'freeze' (lock) a channel strip so that it remains in view when you switch through the fader layers. Hold down the FREEZE IN LAYERS key and press the strip MIX keys to freeze or unfreeze selected strips. The blue LEDs display which strips are frozen while the key is pressed.Step 4 – Name and colour channelsHaving chosen a Template show as your starting point, and set your operating preferences, you may wish to prepare for your show by naming your inputs, mixes and DCAs, and applying colour to help identify them by type or to highlight important channels. You can name channels with up to 5 characters entered from an on-screen touch keyboard. You can colour each or ranges of channels with one of 6 colours or no colour. This colour is displayed as the backlight to each strip LCD.There are two ways to name and colour channels:Channel Processing viewIn normal mixing mode, press SEL to access the channelprocessing. Make sure all screen keys are turned off so thatthe channel parameters are displayed on the screen.Navigate to the name and colour screen:Input Channels - PREAMP screenMix Masters - EXT INPUT screenDCA Masters – Top toolbarName & Colour screenPress the TouchScreen NAME & COLOUR key.Strip Select / Single Strip Select - Press a strip SEL key.Touch Name to open the on-screen keypad. Touch Colour toselect a colour. Touch Apply.Strip Select / Block Strip Select - Press the first SEL keythen the last in the range you want to colour. All green SELindicators in the range light. Touch Colour to select thecolour. Touch Apply.Note – Naming is disabled in Block mode, apart fromresetting a block of names to their channel numbers.Channel Select - Select Channel Type and the range. SelectColour and press Apply.Note - To restore the SEL keys to normal mixing mode turnoff the NAME & COLOUR key.Touch Reset to delete the name and restore the channelnumber.Quick MenuA quick naming facility opens a second keypad to let youcreate and store up to 48x of your most often used names.To apply, press a strip SEL key and simply touch a name.Touch Edit to edit or create new names.Note – The user defined quick names are stored in the Showmemories. These get overwritten with the contents of theShow when it is recalled.。

  1. 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
  2. 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
  3. 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。

LOC112Linear OptocouplersApplicationsFeaturesDescriptionApprovalsOrdering Information Pin ConfigurationLOC112 is a linear optocoupler for use in telecom, med-ical and power supply isolation circuits. They are available in 8 pin DIP , surface mount or flatpack packages.•Modem Transformer Replacement With No Insertion Loss•Digital Telephone Isolation•Power Supply Feedback Voltage/Current •Medical Sensor Isolation •Audio Signal Interfacing•Isolation of Process Control Transducers•UL Recognized: File Number E76270•CSA Certified: File Number LR 43639-10•BSI Certified:•BS EN 60950:1992 (BS7002:1992)Certificate #:7344 •BS EN 41003:1993Certificate #:7344•8 Pin Flatpack or DIP Package (PCMCIA Compatible)•Couples Analog and Digital Signals •Wide Bandwidth (>200kHz)•High Gain Stability•Low Input/Output Capacitance •Low Power Consumption •0.01% Servo Linearity •THD 87dB Typical•Machine Insertable, Wave Solderable•Surface Mount and Tape Reel Versions Available •VDE CompatibleLOC112 PinoutÐLED +LED +V cc 1I1NC NC +V cc 2I 2LOC112Absolute Maximum Ratings are stress ratings. Functionaloperation of the device at these or any other conditionsbeyond those indicated in the operational sections of thisdata sheet is not implied. Exposure of the device to theabsolute maximum ratings for an extended period maydegrade the device and effect its reliability.Absolute Maximum Ratings (@ 25o C)Electrical Characteristics1 LOC111 and LOC112 Bins D,E,F,G.2Derate Linearly 6.67 mW/°CK3 Sorted BinsBin A= 0.550-0.605 Bin B= 0.606-0.667 Bin C= 0.668-0.732 Bin D= 0.733-0.805 Bin E= 0.806-0.886 Bin F= 0.887-0.974 Bin G= 0.975-1.072 Bin H= 1.073-1.179 Bin I= 1.180-1.297 Bin J= 1.298-1.426•The LOC110/LOC111/LOC112 are shipped in anti-static tubes of 50 pieces. Each tube will contain one K3 sorted bin.•Bin designation marked on each device (A-J).•Orders for the LOC110 product will be shipped using bins available at the date of the order. Any bin (A-J) can be shipped.•For customers requiring selected bins D E F G we offer part num-bers LOC111 or LOC112.LOC112Performance Data*The Performance data shown in the graphs above is typical of device performance. For guaranteed parameters not indicated in the written specifications, please contact our application department.LOC112Dimensionsmm (inches)Mechanical DimensionsCPC7581 Mechanical DimensionsDimensionsmm(inches)CLARE LOCATIONSClare Headquarters78 Cherry Hill DriveBeverly, MA01915Tel: 1-978-524-6700Fax: 1-978-524-4900Toll Free: 1-800-27-CLARE Clare Micronix Division145 ColumbiaAliso Viejo, CA92656-1490 Tel: 1-949-831-4622Fax: 1-949-831-4628SALES OFFICES AMERICASAmericas HeadquartersClare78 Cherry Hill DriveBeverly, MA01915Tel: 1-978-524-6700Fax: 1-978-524-4900Toll Free: 1-800-27-CLARE Eastern RegionClareP.O. Box 856Mahwah, NJ 07430Tel: 1-201-236-0101Fax: 1-201-236-8685Toll Free: 1-800-27-CLARE Central RegionClare Canada Ltd.3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1 Tel: 1-905-333-9066Fax: 1-905-333-1824Western RegionClare1852 West 11th Street, #348 Tracy, CA95376Tel: 1-209-832-4367Fax: 1-209-832-4732Toll Free: 1-800-27-CLARE CanadaClare Canada Ltd.3425 Harvester Road, Suite 202 Burlington, Ontario L7N 3N1 Tel: 1-905-333-9066Fax: 1-905-333-1824EUROPEEuropean HeadquartersCP Clare nvBampslaan 17B-3500 Hasselt (Belgium)Tel: 32-11-300868Fax: 32-11-300890FranceClare France SalesLead Rep99 route de Versailles91160 ChamplanFranceTel: 33 1 69 79 93 50Fax: 33 1 69 79 93 59GermanyClare Germany SalesActiveComp Electronic GmbHMitterstrasse 1285077 ManchingGermanyTel: 49 8459 3214 10Fax: 49 8459 3214 29ItalyC.L.A.R.E.s.a.s.Via C. Colombo 10/AI-20066 Melzo (Milano)Tel: 39-02-95737160Fax: 39-02-95738829SwedenClare SalesComptronic ABBox 167S-16329 SpångaTel: 46-862-10370Fax: 46-862-10371United KingdomClare UK SalesMarco Polo HouseCook WayBindon RoadTauntonUK-Somerset TA2 6BGTel: 44-1-823 352541Fax: 44-1-823 352797ASIA PACIFICAsian HeadquartersClareRoom N1016, Chia-Hsin, Bldg II,10F, No. 96, Sec. 2Chung Shan North RoadTaipei, Taiwan R.O.C.Tel: 886-2-2523-6368Fax: 886-2-2523-6369Worldwide Sales OfficesSpecification: DS-LOC112-R2©Copyright 2001, Clare, Inc.All rights reserved. Printed in USA.02/23/01Clare cannot assume responsibility for use of any circuitry otherthan circuitry entirely embodied in this Clare product. No circuitpatent licenses nor indemnity are expressed or implied. Clarereserves the right to change the specification and circuitry, with-out notice at any time. The products described in this documentare not intended for use in medical implantation or other direct lifesupport applications where malfunction may result in direct phys-ical harm, injury or death to a person.。

相关文档
最新文档