DAC902中文资料

合集下载
相关主题
  1. 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
  2. 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
  3. 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。

For noncontinuous operation of the DAC902, a power-down mode results in only 45mW of standby power.
The DAC902 comes with an integrated 1.24V bandgap reference and edge-triggered input latches, offering a complete converter solution. Both +3V and +5V CMOS logic families can be interfaced to the DAC902.
REFERENCE Reference Voltage Reference Tolerance Reference Voltage Drift Reference Output Current Reference Input Resistance Reference Input Compliance Range Reference Small Signal Bandwidth(4)
FEATURES
q SINGLE +5V OR +3V OPERATION q HIGH SFDR: 5MHz Output at 100MSPS: 67dBc百度文库q LOW GLITCH: 3pV-s q LOW POWER: 170mW at +5V q INTERNAL REFERENCE:
Optional Ext. Reference Adjustable Full-Scale Range Multiplying Option
DIGITAL INPUTS Logic Coding Latch Command Logic High Voltage, VIH Logic Low Voltage, VIL Logic High Voltage, VIH Logic Low Voltage, VIL Logic High Current, IIH(5) Logic Low Current, IIL Input Capacitance
©1999 Burr-Brown Corporation
PDS-1447B
Printed in U.S.A. May, 2000
元器件交易网www.cecb2b.com
SPECIFICATIONS
At TA = full specified temperature range, +VA = +5V, +VD = +5V, differential transformer coupled output, 50Ω doubly terminated, unless otherwise specified.
DC-ACCURACY Full-Scale Output Range(3)(FSR) Output Compliance Range Gain Error Gain Error Gain Drift Offset Error Offset Drift Power Supply Rejection, +VA Power Supply Rejection, +VD Output Noise Output Resistance Output Capacitance
The advanced segmentation architecture of the DAC902 is optimized to provide a high Spurious-Free Dynamic Range (SFDR) for single-tone, as well as for multi-tone signals— essential when used for the transmit signal path of communication systems.
q MEDICAL/ULTRASOUND
q HIGH-SPEED INSTRUMENTATION AND CONTROL
q VIDEO, DIGITAL TV
DESCRIPTION
The DAC902 is a high-speed, digital-to-analog converter (DAC) offering a 12-bit resolution option within the SpeedPlus Family of high-performance converters. Featuring pin compatibility among family members, the DAC908, DAC900, and DAC904 provide a component selection option to an 8-, 10-, and 14-bit resolution, respectively. All models within this family of D/A converters support update rates in excess of 165MSPS with excellent dynamic performance, and are especially suited to fulfill the demands of a variety of applications.
Utilizing a small geometry CMOS process, the monolithic DAC902 can be operated on a wide, single-supply range of +2.7V to +5.5V. Its low power consumption allows for use in portable and battery operated systems. Further optimization can be realized by lowering the output current with the adjustable full-scale option.
元器件交易网www.cecb2b.com
®
DAC902
DAC902
For most current data sheet and other product information, visit www.burr-brown.com
DAC902
TM 12-Bit, 165MSPS DIGITAL-TO-ANALOG CONVERTER
DAC902U/E
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Resolution Output Update Rate (fCLOCK) Output Update Rate Full Specified Temperature Range, Operating
STATIC ACCURACY(1) Differential Nonlinearity (DNL) Integral Nonlinearity (INL)
The DAC902 has a high impedance (200kΩ) current output with a nominal range of 20mA and an output compliance of up to 1.25V. The differential outputs allow for both a differential, or single-ended analog signal interface. The close matching of the current outputs ensures superior dynamic performance in the differential configuration, which can be implemented with a transformer.
DYNAMIC PERFORMANCE Spurious Free Dynamic Range (SFDR)
fOUT = 1MHz, fCLOCK = 25MSPS fOUT = 2.1MHz, fCLOCK = 50MSPS fOUT = 5.04MHz, fCLOCK = 50MSPS fOUT = 5.04MHz, fCLOCK = 100MSPS fOUT = 20.2MHz, fCLOCK = 100MSPS fOUT = 25.3MHz, fCLOCK = 125MSPS fOUT = 41.5MHz, fCLOCK = 125MSPS fOUT = 27.4MHz, fCLOCK = 165MSPS fOUT = 54.8MHz, fCLOCK = 165MSPS Spurious Fee Dynamic Range within a Window fOUT = 5.04MHz, fCLOCK = 50MSPS fOUT = 5.04MHz, fCLOCK = 100MSPS Total Harmonic Distortion (THD) fOUT = 2.1MHz, fCLOCK = 50MSPS fOUT = 2.1MHz, fCLOCK = 125MSPS Two Tone fOUT1 = 13.5MHz, fOUT2 = 14.5MHz, fCLOCK = 100MSPS Output Settling Time(2) Output Rise Time(2) Output Fall Time(2) Glitch Impulse
The DAC902 is available in the SO-28 and TSSOP-28 packages.
+VA DAC902
FSA REFIN
INT/EXT
BW
+VD
Current Sources
LSB Switches
Segmented Switches
IOUT IOUT BYP
+1.24V Ref.
AGND
CLK
Latches
PD
12-Bit Data Input D11...D0
DGND
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 Twx: 910-952-1111 • Internet: http://www.burr-brown.com/ • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132
The reference structure of the DAC902 allows for additional flexibility by utilizing the on-chip reference, or applying an external reference. The full-scale output current can be adjusted over a span of 2mA to 20mA, with one external resistor, while maintaining the specified dynamic performance.
APPLICATIONS
q COMMUNICATION TRANSMIT CHANNELS: WLL, Cellular Base Station Digital Microwave Links Cable Modems
q WAVEFORM GENERATION: Direct Digital Synthesis (DDS) Arbitrary Waveform Generation (ARB)
相关文档
最新文档