82443MX中文资料
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
Processor Host Bus Support
—Optimized for the Intel
Pentium
Celeron™ processors at 66 MHz —GTL+ Bus Driver Technology
82443MX PCIset
82443MX PCIset iv
82443MX PCIset
82443MX PCIset vi
82443MX PCIset
82443MX PCIset viii
82443MX PCIset
82443MX PCIset x
82443MX PCIset
82443MX PCIset xii
82443MX PCIset
82443MX PCIset 2
82443MX PCIset
82443MX PCIset 4
82443MX PCIset
82443MX PCIset 6
82443MX PCIset
82443MX PCIset 8
82443MX PCIset
82443MX PCIset 10
82443MX PCIset
82443MX PCIset 12
82443MX PCIset
82443MX PCIset 14
82443MX PCIset
82443MX PCIset 16
82443MX PCIset
82443MX PCIset 18
82443MX PCIset
82443MX PCIset 20
82443MX PCIset
82443MX PCIset 22
82443MX PCIset
82443MX PCIset 24
82443MX PCIset
82443MX PCIset 26
82443MX PCIset
82443MX PCIset 28
元器件交易网
82443MX PCIset
Signal Group Signals
Signal GPIO[14] TEST#
Power Plane
Buffer External During Type Pu/Pd Reset
After Reset
During POS
During STR
During STD
Mech. OFF
Resume 3.3V Main Main Main Main Main Main 3.3/5V 3.3/5V 3.3V 3.3/5V 3.3/5V 3.3/5V
Pu No No Pu Pu Pu No
Input Low Low Low Hi-Z Hi-Z High/ GPIO State Hi-Z Low Low Hi-Z
Input Driven Driven Low Hi-Z Hi-Z High/ GPIO State Hi-Z Driven High High
Input Low Low Low Hi-Z Hi-Z High/ GPIO State Hi-Z Low High Hi-Z
Input Low Low Low Hi-Z Hi-Z Hi-Z
Input Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn
Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn
PCI Bus Interface Signals
AD[31:0] C/BE[3:0]# CLKRUN# DEVSEL# FRAME# GNTA# / GPIO(3) IRDY# PAR PCIRST# PGNT[3]# / GPIO(30) PGNT[2:0]# PIRQ[A-B]# PIRQ[C-D]# / GPIO(22,23) PLOCK# PME# / GPIO(0) PREQ[3]# / GPIO(29) PREQ[2:0]# REQA# / GPIO(2) SERR# STOP# TRDY#
Main Main Main Main
3.3/5V 3.3/5V 3.3/5V 3.3/5V
Pu No No Pu
Hi-Z Low Low Hi-Z
Pwrdn Pwrdn Pwrdn Pwrdn
Pwrdn Pwrdn Pwrdn Pwrdn
Main Main
3.3/5V 3.3/5V 3.3/5V
Pu Pu Pu
Hi-Z Hi-Z Hi-Z Hi-Z
Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z
Hi-Z Hi-Z Hi-Z Driven Hi-Z
Hi-Z Hi-Z Hi-Z Driven Hi-Z
Pwrdn Pwrdn Pwrdn Driven Pwrdn
Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn
Resume 3.3V Main 3.3/5V Pu
Hi-Z
Main Main Main Main Main
3.3/5V 3.3/5V 3.3/5V 3.3/5V 3.3V
No Pu Pu Pu None No None
Input Hi-Z Hi-Z Hi-Z
Input Hi-Z Hi-Z Hi-Z
Input Hi-Z Hi-Z Hi-Z Low High Driven
Hi-Z Hi-Z Hi-Z Hi-Z Hi-Z Low Low
Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn Low Low
Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn Pwrdn
AC’97 (9) AC_BIT_CLK Signals AC_RST# AC_SDATA_ IN[1:0]
Running Running Low Input Low Input
Resume 3.3V Resume 3.3V
29