数据库工程师专业英文整理
- 1、下载文档前请自行甄别文档内容的完整性,平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益,请联系客服反馈,我们会尽快为您处理(人工客服工作时间:9:00-18:30)。
Xanadu
Xanadu is an overall paradigm, an ideal and general model for all computer use, based on sideways connections among documents and files. This paradigm is especially concerned with electronic publishing, but also extends to all forms of storing, presenting and working with information. It is a unifying system of order for all information, non-hierarchical and side-linking, including electronic publishing, personal work, organization of files, corporate work and groupware. All data (for instance, paragraphs of a text document) may be connected sideways and out of sequence to other data (for instance, paragraphs of another text document)。 This requires new forms of storage, and invites new forms of presentation to show these connections.
On a small scale, the paradigm means a model of word processing where comments, outlines and other notes may be stored conceptually adjacent to a document, linked to it sideways.
On a large scale, the paradigm means a model of publishing where anyone may quote from and publish links to any already-published document, and any reader may follow these links to and from the document.
参考译文:
Xanadu是一个全面的范例,是一个基于联系文档和文件的,理想的、大众化的、能为所有电脑所用的通用模型。这个范例特别适合描述电子出版物及扩展的、所有的存储形式的信息。他是一个针对包含电子出版物、个人工作、管理文件、团队工作和群件,等所有信息的、不分级别的链接。所有的数据(例如,文本文档中的某一段落)中可能被链接到另外的地方或者被打乱次序发布到其它数据(例如,另外文本文档中的某一段落)中去。这就需要新的存储形式和引入新的展现这些链接的表现方式。
从狭义上来说,这个范例中的文字处理模型中被文档链接的注释、大纲、其它的记录应该在概念上和该文档链接。
从广义上来说,这个范例中的出版模型任何人都可以引用和链接已经发行了的文档,所有的读者可以根据这些链接得到链接着的文档。
REDUCED INSTRUCTION SET COMPUTERS
Studies of the execution behavior of high-level language programs hav e provided guidance in designing a new type of processor architecture
:the reduced instruction set computer
(RISC).Assignment statements predominate,
suggesting that the simple movement of data should be optimized.Ther e are also many IF and LOOP instructions,
which suggest that the underlying sequence control mechanism needs to be optimized to permit efficient pipelining.Studies of operand refe rence patterns suggest that it should be possible to enhance performa nce by keeping a moderate number of operands in registers.
These studies have motivated the key characteristics of RISC machines :(1)a limited instruction set with a fixed format.(2)
a large number of registers or the use of a compiler that optimizes r egister usage,and(3)
an emphasis on optimizing the instruction pipeline.
The simple instruction set of a RISC lends itself to efficient pipeli ning because there are fewer and more predictable operations performe d per instruction.[1] A RISC instruction set architecture also lends itself to the delayed branch technique,
in which branch instructions are rearranged with other instructions t o improve pipeline efficiency.
Although RISC systems have been defined and designed in a variety of ways by different groups,
the key elements shared by most designs are these:
.A large number of general-purpose registers,
or the use of compiler technology to optimize register usage
.A limited and simple instruction set
.An emphasis on optimizing the instruction pipeline
Table 2-1 compares several RISC and non-RISC systems.
1.Instruction Execution Characteristics
To understand the line of reasoning of the RISC advocates,
we begin with a brief review of instruction execution characteristics .The aspects of computation of interest are as follows:
? Operations performed:
These determine the functions to be performed by the processor and it