74HC4538D单稳态多谐振荡器
合集下载
相关主题
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
Dual retriggerable precision monostable multivibrator
Product specification
74HC/HCT4538
FEATURES
• Separate reset inputs • Triggering from leading or trailing edge • Output capability: standard • ICC category: MSI • Power-on reset on-chip
(1) Connect CTC (pins 1 and 15) to GND (pin 8).
Fig.5 Connection of the external timing components Rt and Ct.
(1) Positive edge triggering. (2) Positive edge retriggering (pulse
fi = input frequency in MHz fo = output frequency in MHz ∑ (CL × VCC2 × fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V D = duty factor in %
Fig.6 Timing diagram.
September 1993
4
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
nA1 nA0
power - on reset VCC
VCC nRC TC
nC TC GND
trigger/retrigger input (nA1) , an overriding active LOW direct reset input (nRD), an output (nQ) and its complement (nQ), and two pins (nCTC and nRCTC) for connecting the external timing components Ct and Rt. Typical pulse width variation over temperature range is ± 0.2%.
74HC/HCT4538 Dual retriggerable precision monostable multivibrator
Product specification File under Integrated Circuits, IC06
September 1993
Philips Semiconductors
The “4538” may be triggered by either the positive or the negative edges of the input pulse. The duration and accuracy of the output pulse are determined by the external timing components Ct and Rt. The output pulse width (T) is equal to 0.7 × Rt × Ct. The linear design techniques guarantee precise control of the output pulse width.
Product specification
74HC/HCT4538
Fig.4 Functional diagram.
FUNCTION TABLE
INPUTS
nA0
nA1
nRD
↓Hale Waihona Puke LHOUTPUTS
nQ
nQ
H
↑
H
X
X
L
L
H
Notes
1. H = HIGH voltage level L = LOW voltage level X = don’t care ↑ = LOW-to-HIGH transition ↓ = HIGH-to-LOW transition = one HIGH level output pulse = one LOW level output pulse
GENERAL DESCRIPTION
The 74HC/HCT4538 are high-speed Si-gate CMOS devices and are pin compatible with “4538” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.
UNIT
ns pF pF
ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993
2
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
nR D
Vref1
enable
V ref2 enable
Product specification
74HC/HCT4538
nQ nQ
MBA338
handbook, full pagewidth
Fig.7 Logic diagram (Vref1 and Vref2 are internal reference voltages).
CEXT = timing capacitance in pF 2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
TYPICAL
HC 27 3.5 136
HCT 30 3.5 138
QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/ tPLH CI CPD
propagation delay nA0, nA1 to nQ, nQ input capacitance
lengthening). (3) Negative edge triggering. (4) Reset (pulse shortening). (5) Vref1 and Vref2 are internal reference voltages. (6) T = 0.7 × Rt × Ct (see also Fig.5).
80 29 23
83 30 24
19 7 6
80 17 16 6 14 5
80 17 16 6 14 5
80 19 16 7 14 6
0.63 0.70
trem
removal time
35 6
RD to nA0, nA1
CL = 15 pF; VCC = 5 V
power dissipation capacitance per multivibrator notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) + + 0.48 × CEXT × VCC2 × fo + D × 0.8 × VCC where:
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard ICC category: MSI
AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
Product specification
74HC/HCT4538
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
September 1993
3
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
SYMBOL PARAMETER +25
min. typ.
tPLH tPHL tPHL tPLH tTHL/ tTLH tW tW tW tW
propagation delay nA0, nA1 to nQ
propagation delay nA0, nA1 to nQ
propagation delay nRD to nQ
The 74HC/HCT4538 are dual retriggerable-resettable monostable multivibrators. Each multivibrator has an active LOW trigger/retrigger input (nA0), an active HIGH
September 1993
5
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
Product specification
74HC/HCT4538
DC CHARACTERISTICS FOR 74HC
PIN DESCRIPTION
PIN NO. 1, 15 2, 14 3, 13 4, 12 5, 11 6, 10 7, 9 8 16
SYMBOL
1CTC, 2CTC 1RCTC, 2RCTC 1RD, 2RD 1A1, 2A1 1A0, 2A0 1Q, 2Q 1Q, 2Q GND VCC
NAME AND FUNCTION external capacitor connections external resistor/capacitor connections direct reset inputs (active LOW) trigger inputs (LOW-to-HIGH, edge-triggered) trigger inputs (HIGH-to-LOW, edge-triggered) pulse outputs complementary pulse outputs ground (0 V) positive supply voltage
A LOW level at nRD terminates the output pulse immediately.
Schmitt-trigger action in the trigger inputs makes the circuit highly tolerant to slower rise and fall times.
propagation delay nRD to nQ
output transition time
nA0 pulse width LOW
nA1 pulse width HIGH
nRD pulse width LOW
nQ, nQ pulse width HIGH or LOW
85 31 25
83 30 24
Product specification
74HC/HCT4538
FEATURES
• Separate reset inputs • Triggering from leading or trailing edge • Output capability: standard • ICC category: MSI • Power-on reset on-chip
(1) Connect CTC (pins 1 and 15) to GND (pin 8).
Fig.5 Connection of the external timing components Rt and Ct.
(1) Positive edge triggering. (2) Positive edge retriggering (pulse
fi = input frequency in MHz fo = output frequency in MHz ∑ (CL × VCC2 × fo) = sum of outputs CL = output load capacitance in pF VCC = supply voltage in V D = duty factor in %
Fig.6 Timing diagram.
September 1993
4
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
nA1 nA0
power - on reset VCC
VCC nRC TC
nC TC GND
trigger/retrigger input (nA1) , an overriding active LOW direct reset input (nRD), an output (nQ) and its complement (nQ), and two pins (nCTC and nRCTC) for connecting the external timing components Ct and Rt. Typical pulse width variation over temperature range is ± 0.2%.
74HC/HCT4538 Dual retriggerable precision monostable multivibrator
Product specification File under Integrated Circuits, IC06
September 1993
Philips Semiconductors
The “4538” may be triggered by either the positive or the negative edges of the input pulse. The duration and accuracy of the output pulse are determined by the external timing components Ct and Rt. The output pulse width (T) is equal to 0.7 × Rt × Ct. The linear design techniques guarantee precise control of the output pulse width.
Product specification
74HC/HCT4538
Fig.4 Functional diagram.
FUNCTION TABLE
INPUTS
nA0
nA1
nRD
↓Hale Waihona Puke LHOUTPUTS
nQ
nQ
H
↑
H
X
X
L
L
H
Notes
1. H = HIGH voltage level L = LOW voltage level X = don’t care ↑ = LOW-to-HIGH transition ↓ = HIGH-to-LOW transition = one HIGH level output pulse = one LOW level output pulse
GENERAL DESCRIPTION
The 74HC/HCT4538 are high-speed Si-gate CMOS devices and are pin compatible with “4538” of the “4000B” series. They are specified in compliance with JEDEC standard no. 7A.
UNIT
ns pF pF
ORDERING INFORMATION See “74HC/HCT/HCU/HCMOS Logic Package Information”.
September 1993
2
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
nR D
Vref1
enable
V ref2 enable
Product specification
74HC/HCT4538
nQ nQ
MBA338
handbook, full pagewidth
Fig.7 Logic diagram (Vref1 and Vref2 are internal reference voltages).
CEXT = timing capacitance in pF 2. For HC the condition is VI = GND to VCC
For HCT the condition is VI = GND to VCC − 1.5 V
TYPICAL
HC 27 3.5 136
HCT 30 3.5 138
QUICK REFERENCE DATA GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns
SYMBOL
PARAMETER
CONDITIONS
tPHL/ tPLH CI CPD
propagation delay nA0, nA1 to nQ, nQ input capacitance
lengthening). (3) Negative edge triggering. (4) Reset (pulse shortening). (5) Vref1 and Vref2 are internal reference voltages. (6) T = 0.7 × Rt × Ct (see also Fig.5).
80 29 23
83 30 24
19 7 6
80 17 16 6 14 5
80 17 16 6 14 5
80 19 16 7 14 6
0.63 0.70
trem
removal time
35 6
RD to nA0, nA1
CL = 15 pF; VCC = 5 V
power dissipation capacitance per multivibrator notes 1 and 2
Notes
1. CPD is used to determine the dynamic power dissipation (PD in µW): PD = CPD × VCC2 × fi + ∑ (CL × VCC2 × fo) + + 0.48 × CEXT × VCC2 × fo + D × 0.8 × VCC where:
For the DC characteristics see “74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard ICC category: MSI
AC CHARACTERISTICS FOR 74HC GND = 0 V; tr = tf = 6 ns; CL = 50 pF
INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
• The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications • The IC06 74HC/HCT/HCU/HCMOS Logic Package Information • The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines
Product specification
74HC/HCT4538
Fig.1 Pin configuration.
Fig.2 Logic symbol.
Fig.3 IEC logic symbol.
September 1993
3
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
SYMBOL PARAMETER +25
min. typ.
tPLH tPHL tPHL tPLH tTHL/ tTLH tW tW tW tW
propagation delay nA0, nA1 to nQ
propagation delay nA0, nA1 to nQ
propagation delay nRD to nQ
The 74HC/HCT4538 are dual retriggerable-resettable monostable multivibrators. Each multivibrator has an active LOW trigger/retrigger input (nA0), an active HIGH
September 1993
5
Philips Semiconductors
Dual retriggerable precision monostable multivibrator
Product specification
74HC/HCT4538
DC CHARACTERISTICS FOR 74HC
PIN DESCRIPTION
PIN NO. 1, 15 2, 14 3, 13 4, 12 5, 11 6, 10 7, 9 8 16
SYMBOL
1CTC, 2CTC 1RCTC, 2RCTC 1RD, 2RD 1A1, 2A1 1A0, 2A0 1Q, 2Q 1Q, 2Q GND VCC
NAME AND FUNCTION external capacitor connections external resistor/capacitor connections direct reset inputs (active LOW) trigger inputs (LOW-to-HIGH, edge-triggered) trigger inputs (HIGH-to-LOW, edge-triggered) pulse outputs complementary pulse outputs ground (0 V) positive supply voltage
A LOW level at nRD terminates the output pulse immediately.
Schmitt-trigger action in the trigger inputs makes the circuit highly tolerant to slower rise and fall times.
propagation delay nRD to nQ
output transition time
nA0 pulse width LOW
nA1 pulse width HIGH
nRD pulse width LOW
nQ, nQ pulse width HIGH or LOW
85 31 25
83 30 24