【芯片设计 精】超大规模集成电路中低功耗设计与分析
合集下载
相关主题
- 1、下载文档前请自行甄别文档内容的完整性，平台不提供额外的编辑、内容补充、找答案等附加服务。
- 2、"仅部分预览"的文档,不可在线预览部分如存在完整性等问题,可反馈申请退款(可完整预览的文档不适用该条件!)。
- 3、如文档侵犯您的权益，请联系客服反馈,我们会尽快为您处理(人工客服工作时间：9:00-18:30)。
摘要
摘要
随着 IC 设计的规模更大，速度更快，以及便携式设备的广泛需求，设计中 功耗的问题越来越凸现出来，所以在整个设计流程中就需要对功耗进行分析和低 功耗设计，这些技术可以保证芯片的每一部分都能高效、可靠、正确地工作。
选择合适的低功耗手段，必须以细致的功耗预估为前提，并且也要掌握工具 的适用范围和能达到的低功耗底限。在流程中尽可能早的分析出功耗需求，可以 避免和功耗相关的设计失败。通过早期的分析，可以使用高层次的技巧来降低大 量的功耗，更容易达到功耗的要求。
The thesis is made up of two main parts based on the discussion of the digital CMOS power consumption.
First of all, this thesis introduces and demonstrates a top-down VLSI design methodology for power analysis, discuss the method to estimate the power on RTL and gate level, which could serve as a guide to the floorplan and place & route. And estimate the power consumption about a 4.5 million VLSI on several level, draw some conclusion from comparing the test result of the fabricated chip.
关键字：低功耗；功耗分析；Βιβλιοθήκη Baidu态电压缩放
I
Abstract
Abstract Liu Hainan (Microelectronics and Solid-State Electronics)
Directed by Professor Zhou Yumei
As the design of IC go into larger and faster, the issue about power consumption is more critical. It is necessary to analysis the power accurately and manage low power techniques in every step of the design flow, so as to assure the efficient, reliable and correct function.
本论文围绕数字 CMOS 电路的功耗问题进行展开，主要分成两大部分。 首先针对超大规模集成电路中的功耗分析进行探讨，介绍了在 RTL 级、门 级不同层次上对功耗进行分析的方法和对实际设计的指导意义，并对一个 450 万门的超大规模芯片在各层次上进行功耗分析，并和流片后测试得到的结果有着 很好的吻合。 然后是对低功耗进行了一些结构上的设计。动态电压缩放（DVS）技术是一 种通过将不同电路模块的工作电压调低到恰好满足系统最低要求来实时降低系 统中不同电路模块功耗的方法，有着良好的应用前景。本论文实现了一款动态电 压缩放（DVS）电路，可应用于突发吞吐量工作模式的处理器，通过和一个电路 实例的整体仿真，验证了该 DVS 电路的低功耗效果。
Choosing the appropriate low power solutions depends on careful power analysis as well as understanding the capabilities of available tools. Analyzing power requirements as early as possible in the design flow helps avoid power related disasters. Early analysis also makes power goals easier to attain because higher-level techniques save the greatest amount of power.
In the second, completed a low power technique on the structure level. Dynamic Voltage Scaling is a technique using the lowest level voltage in real time on different block dramatically reducing energy consumption, while maintaining the desired level of performance, which has a nice prospect to realize low power. The thesis has developed a DVS circuit, which could get the corresponding lowest voltage according to the system frequency. Take a 16X16 multiplier as a test circuit to simulate together, proving the low power action of DVS.
Keyword: low power, power analysis, Dynamic Voltage Scaling
II
目录
目录
摘 要 ………………………………………………………………………………Ⅰ 目 录 ………………………………………………………………………………Ⅲ 第一章 绪论 ………………………………………………………………………1
摘要
随着 IC 设计的规模更大，速度更快，以及便携式设备的广泛需求，设计中 功耗的问题越来越凸现出来，所以在整个设计流程中就需要对功耗进行分析和低 功耗设计，这些技术可以保证芯片的每一部分都能高效、可靠、正确地工作。
选择合适的低功耗手段，必须以细致的功耗预估为前提，并且也要掌握工具 的适用范围和能达到的低功耗底限。在流程中尽可能早的分析出功耗需求，可以 避免和功耗相关的设计失败。通过早期的分析，可以使用高层次的技巧来降低大 量的功耗，更容易达到功耗的要求。
The thesis is made up of two main parts based on the discussion of the digital CMOS power consumption.
First of all, this thesis introduces and demonstrates a top-down VLSI design methodology for power analysis, discuss the method to estimate the power on RTL and gate level, which could serve as a guide to the floorplan and place & route. And estimate the power consumption about a 4.5 million VLSI on several level, draw some conclusion from comparing the test result of the fabricated chip.
关键字：低功耗；功耗分析；Βιβλιοθήκη Baidu态电压缩放
I
Abstract
Abstract Liu Hainan (Microelectronics and Solid-State Electronics)
Directed by Professor Zhou Yumei
As the design of IC go into larger and faster, the issue about power consumption is more critical. It is necessary to analysis the power accurately and manage low power techniques in every step of the design flow, so as to assure the efficient, reliable and correct function.
本论文围绕数字 CMOS 电路的功耗问题进行展开，主要分成两大部分。 首先针对超大规模集成电路中的功耗分析进行探讨，介绍了在 RTL 级、门 级不同层次上对功耗进行分析的方法和对实际设计的指导意义，并对一个 450 万门的超大规模芯片在各层次上进行功耗分析，并和流片后测试得到的结果有着 很好的吻合。 然后是对低功耗进行了一些结构上的设计。动态电压缩放（DVS）技术是一 种通过将不同电路模块的工作电压调低到恰好满足系统最低要求来实时降低系 统中不同电路模块功耗的方法，有着良好的应用前景。本论文实现了一款动态电 压缩放（DVS）电路，可应用于突发吞吐量工作模式的处理器，通过和一个电路 实例的整体仿真，验证了该 DVS 电路的低功耗效果。
Choosing the appropriate low power solutions depends on careful power analysis as well as understanding the capabilities of available tools. Analyzing power requirements as early as possible in the design flow helps avoid power related disasters. Early analysis also makes power goals easier to attain because higher-level techniques save the greatest amount of power.
In the second, completed a low power technique on the structure level. Dynamic Voltage Scaling is a technique using the lowest level voltage in real time on different block dramatically reducing energy consumption, while maintaining the desired level of performance, which has a nice prospect to realize low power. The thesis has developed a DVS circuit, which could get the corresponding lowest voltage according to the system frequency. Take a 16X16 multiplier as a test circuit to simulate together, proving the low power action of DVS.
Keyword: low power, power analysis, Dynamic Voltage Scaling
II
目录
目录
摘 要 ………………………………………………………………………………Ⅰ 目 录 ………………………………………………………………………………Ⅲ 第一章 绪论 ………………………………………………………………………1